GDB (xrefs)
|
Go to the source code of this file.
Classes | |
struct | riscv_gdbarch_tdep |
Macros | |
#define | DECLARE_CSR(name, num, class, define_version, abort_version) |
#define | RISCV_ENCODING_H |
#define | MATCH_SLLI_RV32 0x1013 |
#define | MASK_SLLI_RV32 0xfe00707f |
#define | MATCH_SRLI_RV32 0x5013 |
#define | MASK_SRLI_RV32 0xfe00707f |
#define | MATCH_SRAI_RV32 0x40005013 |
#define | MASK_SRAI_RV32 0xfe00707f |
#define | MATCH_FRFLAGS 0x102073 |
#define | MASK_FRFLAGS 0xfffff07f |
#define | MATCH_FSFLAGS 0x101073 |
#define | MASK_FSFLAGS 0xfff0707f |
#define | MATCH_FSFLAGSI 0x105073 |
#define | MASK_FSFLAGSI 0xfff0707f |
#define | MATCH_FRRM 0x202073 |
#define | MASK_FRRM 0xfffff07f |
#define | MATCH_FSRM 0x201073 |
#define | MASK_FSRM 0xfff0707f |
#define | MATCH_FSRMI 0x205073 |
#define | MASK_FSRMI 0xfff0707f |
#define | MATCH_FSCSR 0x301073 |
#define | MASK_FSCSR 0xfff0707f |
#define | MATCH_FRCSR 0x302073 |
#define | MASK_FRCSR 0xfffff07f |
#define | MATCH_RDCYCLE 0xc0002073 |
#define | MASK_RDCYCLE 0xfffff07f |
#define | MATCH_RDTIME 0xc0102073 |
#define | MASK_RDTIME 0xfffff07f |
#define | MATCH_RDINSTRET 0xc0202073 |
#define | MASK_RDINSTRET 0xfffff07f |
#define | MATCH_RDCYCLEH 0xc8002073 |
#define | MASK_RDCYCLEH 0xfffff07f |
#define | MATCH_RDTIMEH 0xc8102073 |
#define | MASK_RDTIMEH 0xfffff07f |
#define | MATCH_RDINSTRETH 0xc8202073 |
#define | MASK_RDINSTRETH 0xfffff07f |
#define | MATCH_SCALL 0x73 |
#define | MASK_SCALL 0xffffffff |
#define | MATCH_SBREAK 0x100073 |
#define | MASK_SBREAK 0xffffffff |
#define | MATCH_BEQ 0x63 |
#define | MASK_BEQ 0x707f |
#define | MATCH_BNE 0x1063 |
#define | MASK_BNE 0x707f |
#define | MATCH_BLT 0x4063 |
#define | MASK_BLT 0x707f |
#define | MATCH_BGE 0x5063 |
#define | MASK_BGE 0x707f |
#define | MATCH_BLTU 0x6063 |
#define | MASK_BLTU 0x707f |
#define | MATCH_BGEU 0x7063 |
#define | MASK_BGEU 0x707f |
#define | MATCH_JALR 0x67 |
#define | MASK_JALR 0x707f |
#define | MATCH_JAL 0x6f |
#define | MASK_JAL 0x7f |
#define | MATCH_LUI 0x37 |
#define | MASK_LUI 0x7f |
#define | MATCH_AUIPC 0x17 |
#define | MASK_AUIPC 0x7f |
#define | MATCH_ADDI 0x13 |
#define | MASK_ADDI 0x707f |
#define | MATCH_SLLI 0x1013 |
#define | MASK_SLLI 0xfc00707f |
#define | MATCH_SLTI 0x2013 |
#define | MASK_SLTI 0x707f |
#define | MATCH_SLTIU 0x3013 |
#define | MASK_SLTIU 0x707f |
#define | MATCH_XORI 0x4013 |
#define | MASK_XORI 0x707f |
#define | MATCH_SRLI 0x5013 |
#define | MASK_SRLI 0xfc00707f |
#define | MATCH_SRAI 0x40005013 |
#define | MASK_SRAI 0xfc00707f |
#define | MATCH_ORI 0x6013 |
#define | MASK_ORI 0x707f |
#define | MATCH_ANDI 0x7013 |
#define | MASK_ANDI 0x707f |
#define | MATCH_ADD 0x33 |
#define | MASK_ADD 0xfe00707f |
#define | MATCH_SUB 0x40000033 |
#define | MASK_SUB 0xfe00707f |
#define | MATCH_SLL 0x1033 |
#define | MASK_SLL 0xfe00707f |
#define | MATCH_SLT 0x2033 |
#define | MASK_SLT 0xfe00707f |
#define | MATCH_SLTU 0x3033 |
#define | MASK_SLTU 0xfe00707f |
#define | MATCH_XOR 0x4033 |
#define | MASK_XOR 0xfe00707f |
#define | MATCH_SRL 0x5033 |
#define | MASK_SRL 0xfe00707f |
#define | MATCH_SRA 0x40005033 |
#define | MASK_SRA 0xfe00707f |
#define | MATCH_OR 0x6033 |
#define | MASK_OR 0xfe00707f |
#define | MATCH_AND 0x7033 |
#define | MASK_AND 0xfe00707f |
#define | MATCH_ADDIW 0x1b |
#define | MASK_ADDIW 0x707f |
#define | MATCH_SLLIW 0x101b |
#define | MASK_SLLIW 0xfe00707f |
#define | MATCH_SRLIW 0x501b |
#define | MASK_SRLIW 0xfe00707f |
#define | MATCH_SRAIW 0x4000501b |
#define | MASK_SRAIW 0xfe00707f |
#define | MATCH_ADDW 0x3b |
#define | MASK_ADDW 0xfe00707f |
#define | MATCH_SUBW 0x4000003b |
#define | MASK_SUBW 0xfe00707f |
#define | MATCH_SLLW 0x103b |
#define | MASK_SLLW 0xfe00707f |
#define | MATCH_SRLW 0x503b |
#define | MASK_SRLW 0xfe00707f |
#define | MATCH_SRAW 0x4000503b |
#define | MASK_SRAW 0xfe00707f |
#define | MATCH_LB 0x3 |
#define | MASK_LB 0x707f |
#define | MATCH_LH 0x1003 |
#define | MASK_LH 0x707f |
#define | MATCH_LW 0x2003 |
#define | MASK_LW 0x707f |
#define | MATCH_LD 0x3003 |
#define | MASK_LD 0x707f |
#define | MATCH_LBU 0x4003 |
#define | MASK_LBU 0x707f |
#define | MATCH_LHU 0x5003 |
#define | MASK_LHU 0x707f |
#define | MATCH_LWU 0x6003 |
#define | MASK_LWU 0x707f |
#define | MATCH_SB 0x23 |
#define | MASK_SB 0x707f |
#define | MATCH_SH 0x1023 |
#define | MASK_SH 0x707f |
#define | MATCH_SW 0x2023 |
#define | MASK_SW 0x707f |
#define | MATCH_SD 0x3023 |
#define | MASK_SD 0x707f |
#define | MATCH_PAUSE 0x0100000f |
#define | MASK_PAUSE 0xffffffff |
#define | MATCH_FENCE 0xf |
#define | MASK_FENCE 0x707f |
#define | MATCH_FENCE_I 0x100f |
#define | MASK_FENCE_I 0x707f |
#define | MATCH_FENCE_TSO 0x8330000f |
#define | MASK_FENCE_TSO 0xfff0707f |
#define | MATCH_MUL 0x2000033 |
#define | MASK_MUL 0xfe00707f |
#define | MATCH_MULH 0x2001033 |
#define | MASK_MULH 0xfe00707f |
#define | MATCH_MULHSU 0x2002033 |
#define | MASK_MULHSU 0xfe00707f |
#define | MATCH_MULHU 0x2003033 |
#define | MASK_MULHU 0xfe00707f |
#define | MATCH_DIV 0x2004033 |
#define | MASK_DIV 0xfe00707f |
#define | MATCH_DIVU 0x2005033 |
#define | MASK_DIVU 0xfe00707f |
#define | MATCH_REM 0x2006033 |
#define | MASK_REM 0xfe00707f |
#define | MATCH_REMU 0x2007033 |
#define | MASK_REMU 0xfe00707f |
#define | MATCH_MULW 0x200003b |
#define | MASK_MULW 0xfe00707f |
#define | MATCH_DIVW 0x200403b |
#define | MASK_DIVW 0xfe00707f |
#define | MATCH_DIVUW 0x200503b |
#define | MASK_DIVUW 0xfe00707f |
#define | MATCH_REMW 0x200603b |
#define | MASK_REMW 0xfe00707f |
#define | MATCH_REMUW 0x200703b |
#define | MASK_REMUW 0xfe00707f |
#define | MATCH_AMOADD_W 0x202f |
#define | MASK_AMOADD_W 0xf800707f |
#define | MATCH_AMOXOR_W 0x2000202f |
#define | MASK_AMOXOR_W 0xf800707f |
#define | MATCH_AMOOR_W 0x4000202f |
#define | MASK_AMOOR_W 0xf800707f |
#define | MATCH_AMOAND_W 0x6000202f |
#define | MASK_AMOAND_W 0xf800707f |
#define | MATCH_AMOMIN_W 0x8000202f |
#define | MASK_AMOMIN_W 0xf800707f |
#define | MATCH_AMOMAX_W 0xa000202f |
#define | MASK_AMOMAX_W 0xf800707f |
#define | MATCH_AMOMINU_W 0xc000202f |
#define | MASK_AMOMINU_W 0xf800707f |
#define | MATCH_AMOMAXU_W 0xe000202f |
#define | MASK_AMOMAXU_W 0xf800707f |
#define | MATCH_AMOSWAP_W 0x800202f |
#define | MASK_AMOSWAP_W 0xf800707f |
#define | MATCH_LR_W 0x1000202f |
#define | MASK_LR_W 0xf9f0707f |
#define | MATCH_SC_W 0x1800202f |
#define | MASK_SC_W 0xf800707f |
#define | MATCH_AMOADD_D 0x302f |
#define | MASK_AMOADD_D 0xf800707f |
#define | MATCH_AMOXOR_D 0x2000302f |
#define | MASK_AMOXOR_D 0xf800707f |
#define | MATCH_AMOOR_D 0x4000302f |
#define | MASK_AMOOR_D 0xf800707f |
#define | MATCH_AMOAND_D 0x6000302f |
#define | MASK_AMOAND_D 0xf800707f |
#define | MATCH_AMOMIN_D 0x8000302f |
#define | MASK_AMOMIN_D 0xf800707f |
#define | MATCH_AMOMAX_D 0xa000302f |
#define | MASK_AMOMAX_D 0xf800707f |
#define | MATCH_AMOMINU_D 0xc000302f |
#define | MASK_AMOMINU_D 0xf800707f |
#define | MATCH_AMOMAXU_D 0xe000302f |
#define | MASK_AMOMAXU_D 0xf800707f |
#define | MATCH_AMOSWAP_D 0x800302f |
#define | MASK_AMOSWAP_D 0xf800707f |
#define | MATCH_LR_D 0x1000302f |
#define | MASK_LR_D 0xf9f0707f |
#define | MATCH_SC_D 0x1800302f |
#define | MASK_SC_D 0xf800707f |
#define | MATCH_ECALL 0x73 |
#define | MASK_ECALL 0xffffffff |
#define | MATCH_EBREAK 0x100073 |
#define | MASK_EBREAK 0xffffffff |
#define | MATCH_URET 0x200073 |
#define | MASK_URET 0xffffffff |
#define | MATCH_SRET 0x10200073 |
#define | MASK_SRET 0xffffffff |
#define | MATCH_HRET 0x20200073 |
#define | MASK_HRET 0xffffffff |
#define | MATCH_MRET 0x30200073 |
#define | MASK_MRET 0xffffffff |
#define | MATCH_DRET 0x7b200073 |
#define | MASK_DRET 0xffffffff |
#define | MATCH_SFENCE_VM 0x10400073 |
#define | MASK_SFENCE_VM 0xfff07fff |
#define | MATCH_SFENCE_VMA 0x12000073 |
#define | MASK_SFENCE_VMA 0xfe007fff |
#define | MATCH_WFI 0x10500073 |
#define | MASK_WFI 0xffffffff |
#define | MATCH_CSRRW 0x1073 |
#define | MASK_CSRRW 0x707f |
#define | MATCH_CSRRS 0x2073 |
#define | MASK_CSRRS 0x707f |
#define | MATCH_CSRRC 0x3073 |
#define | MASK_CSRRC 0x707f |
#define | MATCH_CSRRWI 0x5073 |
#define | MASK_CSRRWI 0x707f |
#define | MATCH_CSRRSI 0x6073 |
#define | MASK_CSRRSI 0x707f |
#define | MATCH_CSRRCI 0x7073 |
#define | MASK_CSRRCI 0x707f |
#define | MATCH_FADD_S 0x53 |
#define | MASK_FADD_S 0xfe00007f |
#define | MATCH_FSUB_S 0x8000053 |
#define | MASK_FSUB_S 0xfe00007f |
#define | MATCH_FMUL_S 0x10000053 |
#define | MASK_FMUL_S 0xfe00007f |
#define | MATCH_FDIV_S 0x18000053 |
#define | MASK_FDIV_S 0xfe00007f |
#define | MATCH_FSGNJ_S 0x20000053 |
#define | MASK_FSGNJ_S 0xfe00707f |
#define | MATCH_FSGNJN_S 0x20001053 |
#define | MASK_FSGNJN_S 0xfe00707f |
#define | MATCH_FSGNJX_S 0x20002053 |
#define | MASK_FSGNJX_S 0xfe00707f |
#define | MATCH_FMIN_S 0x28000053 |
#define | MASK_FMIN_S 0xfe00707f |
#define | MATCH_FMAX_S 0x28001053 |
#define | MASK_FMAX_S 0xfe00707f |
#define | MATCH_FSQRT_S 0x58000053 |
#define | MASK_FSQRT_S 0xfff0007f |
#define | MATCH_FADD_D 0x2000053 |
#define | MASK_FADD_D 0xfe00007f |
#define | MATCH_FSUB_D 0xa000053 |
#define | MASK_FSUB_D 0xfe00007f |
#define | MATCH_FMUL_D 0x12000053 |
#define | MASK_FMUL_D 0xfe00007f |
#define | MATCH_FDIV_D 0x1a000053 |
#define | MASK_FDIV_D 0xfe00007f |
#define | MATCH_FSGNJ_D 0x22000053 |
#define | MASK_FSGNJ_D 0xfe00707f |
#define | MATCH_FSGNJN_D 0x22001053 |
#define | MASK_FSGNJN_D 0xfe00707f |
#define | MATCH_FSGNJX_D 0x22002053 |
#define | MASK_FSGNJX_D 0xfe00707f |
#define | MATCH_FMIN_D 0x2a000053 |
#define | MASK_FMIN_D 0xfe00707f |
#define | MATCH_FMAX_D 0x2a001053 |
#define | MASK_FMAX_D 0xfe00707f |
#define | MATCH_FCVT_S_D 0x40100053 |
#define | MASK_FCVT_S_D 0xfff0007f |
#define | MATCH_FCVT_D_S 0x42000053 |
#define | MASK_FCVT_D_S 0xfff0007f |
#define | MATCH_FSQRT_D 0x5a000053 |
#define | MASK_FSQRT_D 0xfff0007f |
#define | MATCH_FADD_Q 0x6000053 |
#define | MASK_FADD_Q 0xfe00007f |
#define | MATCH_FSUB_Q 0xe000053 |
#define | MASK_FSUB_Q 0xfe00007f |
#define | MATCH_FMUL_Q 0x16000053 |
#define | MASK_FMUL_Q 0xfe00007f |
#define | MATCH_FDIV_Q 0x1e000053 |
#define | MASK_FDIV_Q 0xfe00007f |
#define | MATCH_FSGNJ_Q 0x26000053 |
#define | MASK_FSGNJ_Q 0xfe00707f |
#define | MATCH_FSGNJN_Q 0x26001053 |
#define | MASK_FSGNJN_Q 0xfe00707f |
#define | MATCH_FSGNJX_Q 0x26002053 |
#define | MASK_FSGNJX_Q 0xfe00707f |
#define | MATCH_FMIN_Q 0x2e000053 |
#define | MASK_FMIN_Q 0xfe00707f |
#define | MATCH_FMAX_Q 0x2e001053 |
#define | MASK_FMAX_Q 0xfe00707f |
#define | MATCH_FCVT_S_Q 0x40300053 |
#define | MASK_FCVT_S_Q 0xfff0007f |
#define | MATCH_FCVT_Q_S 0x46000053 |
#define | MASK_FCVT_Q_S 0xfff0007f |
#define | MATCH_FCVT_D_Q 0x42300053 |
#define | MASK_FCVT_D_Q 0xfff0007f |
#define | MATCH_FCVT_Q_D 0x46100053 |
#define | MASK_FCVT_Q_D 0xfff0007f |
#define | MATCH_FSQRT_Q 0x5e000053 |
#define | MASK_FSQRT_Q 0xfff0007f |
#define | MATCH_FLE_S 0xa0000053 |
#define | MASK_FLE_S 0xfe00707f |
#define | MATCH_FLT_S 0xa0001053 |
#define | MASK_FLT_S 0xfe00707f |
#define | MATCH_FEQ_S 0xa0002053 |
#define | MASK_FEQ_S 0xfe00707f |
#define | MATCH_FLE_D 0xa2000053 |
#define | MASK_FLE_D 0xfe00707f |
#define | MATCH_FLT_D 0xa2001053 |
#define | MASK_FLT_D 0xfe00707f |
#define | MATCH_FEQ_D 0xa2002053 |
#define | MASK_FEQ_D 0xfe00707f |
#define | MATCH_FLE_Q 0xa6000053 |
#define | MASK_FLE_Q 0xfe00707f |
#define | MATCH_FLT_Q 0xa6001053 |
#define | MASK_FLT_Q 0xfe00707f |
#define | MATCH_FEQ_Q 0xa6002053 |
#define | MASK_FEQ_Q 0xfe00707f |
#define | MATCH_FCVT_W_S 0xc0000053 |
#define | MASK_FCVT_W_S 0xfff0007f |
#define | MATCH_FCVT_WU_S 0xc0100053 |
#define | MASK_FCVT_WU_S 0xfff0007f |
#define | MATCH_FCVT_L_S 0xc0200053 |
#define | MASK_FCVT_L_S 0xfff0007f |
#define | MATCH_FCVT_LU_S 0xc0300053 |
#define | MASK_FCVT_LU_S 0xfff0007f |
#define | MATCH_FMV_X_S 0xe0000053 |
#define | MASK_FMV_X_S 0xfff0707f |
#define | MATCH_FCLASS_S 0xe0001053 |
#define | MASK_FCLASS_S 0xfff0707f |
#define | MATCH_FCVT_W_D 0xc2000053 |
#define | MASK_FCVT_W_D 0xfff0007f |
#define | MATCH_FCVT_WU_D 0xc2100053 |
#define | MASK_FCVT_WU_D 0xfff0007f |
#define | MATCH_FCVT_L_D 0xc2200053 |
#define | MASK_FCVT_L_D 0xfff0007f |
#define | MATCH_FCVT_LU_D 0xc2300053 |
#define | MASK_FCVT_LU_D 0xfff0007f |
#define | MATCH_FMV_X_D 0xe2000053 |
#define | MASK_FMV_X_D 0xfff0707f |
#define | MATCH_FCLASS_D 0xe2001053 |
#define | MASK_FCLASS_D 0xfff0707f |
#define | MATCH_FCVT_W_Q 0xc6000053 |
#define | MASK_FCVT_W_Q 0xfff0007f |
#define | MATCH_FCVT_WU_Q 0xc6100053 |
#define | MASK_FCVT_WU_Q 0xfff0007f |
#define | MATCH_FCVT_L_Q 0xc6200053 |
#define | MASK_FCVT_L_Q 0xfff0007f |
#define | MATCH_FCVT_LU_Q 0xc6300053 |
#define | MASK_FCVT_LU_Q 0xfff0007f |
#define | MATCH_FCLASS_Q 0xe6001053 |
#define | MASK_FCLASS_Q 0xfff0707f |
#define | MATCH_FCVT_S_W 0xd0000053 |
#define | MASK_FCVT_S_W 0xfff0007f |
#define | MATCH_FCVT_S_WU 0xd0100053 |
#define | MASK_FCVT_S_WU 0xfff0007f |
#define | MATCH_FCVT_S_L 0xd0200053 |
#define | MASK_FCVT_S_L 0xfff0007f |
#define | MATCH_FCVT_S_LU 0xd0300053 |
#define | MASK_FCVT_S_LU 0xfff0007f |
#define | MATCH_FMV_S_X 0xf0000053 |
#define | MASK_FMV_S_X 0xfff0707f |
#define | MATCH_FCVT_D_W 0xd2000053 |
#define | MASK_FCVT_D_W 0xfff0007f |
#define | MATCH_FCVT_D_WU 0xd2100053 |
#define | MASK_FCVT_D_WU 0xfff0007f |
#define | MATCH_FCVT_D_L 0xd2200053 |
#define | MASK_FCVT_D_L 0xfff0007f |
#define | MATCH_FCVT_D_LU 0xd2300053 |
#define | MASK_FCVT_D_LU 0xfff0007f |
#define | MATCH_FMV_D_X 0xf2000053 |
#define | MASK_FMV_D_X 0xfff0707f |
#define | MATCH_FCVT_Q_W 0xd6000053 |
#define | MASK_FCVT_Q_W 0xfff0007f |
#define | MATCH_FCVT_Q_WU 0xd6100053 |
#define | MASK_FCVT_Q_WU 0xfff0007f |
#define | MATCH_FCVT_Q_L 0xd6200053 |
#define | MASK_FCVT_Q_L 0xfff0007f |
#define | MATCH_FCVT_Q_LU 0xd6300053 |
#define | MASK_FCVT_Q_LU 0xfff0007f |
#define | MATCH_FLI_H 0xf4100053 |
#define | MASK_FLI_H 0xfff0707f |
#define | MATCH_FMINM_H 0x2c002053 |
#define | MASK_FMINM_H 0xfe00707f |
#define | MATCH_FMAXM_H 0x2c003053 |
#define | MASK_FMAXM_H 0xfe00707f |
#define | MATCH_FROUND_H 0x44400053 |
#define | MASK_FROUND_H 0xfff0007f |
#define | MATCH_FROUNDNX_H 0x44500053 |
#define | MASK_FROUNDNX_H 0xfff0007f |
#define | MATCH_FLTQ_H 0xa4005053 |
#define | MASK_FLTQ_H 0xfe00707f |
#define | MATCH_FLEQ_H 0xa4004053 |
#define | MASK_FLEQ_H 0xfe00707f |
#define | MATCH_FLI_S 0xf0100053 |
#define | MASK_FLI_S 0xfff0707f |
#define | MATCH_FMINM_S 0x28002053 |
#define | MASK_FMINM_S 0xfe00707f |
#define | MATCH_FMAXM_S 0x28003053 |
#define | MASK_FMAXM_S 0xfe00707f |
#define | MATCH_FROUND_S 0x40400053 |
#define | MASK_FROUND_S 0xfff0007f |
#define | MATCH_FROUNDNX_S 0x40500053 |
#define | MASK_FROUNDNX_S 0xfff0007f |
#define | MATCH_FLTQ_S 0xa0005053 |
#define | MASK_FLTQ_S 0xfe00707f |
#define | MATCH_FLEQ_S 0xa0004053 |
#define | MASK_FLEQ_S 0xfe00707f |
#define | MATCH_FLI_D 0xf2100053 |
#define | MASK_FLI_D 0xfff0707f |
#define | MATCH_FMINM_D 0x2a002053 |
#define | MASK_FMINM_D 0xfe00707f |
#define | MATCH_FMAXM_D 0x2a003053 |
#define | MASK_FMAXM_D 0xfe00707f |
#define | MATCH_FROUND_D 0x42400053 |
#define | MASK_FROUND_D 0xfff0007f |
#define | MATCH_FROUNDNX_D 0x42500053 |
#define | MASK_FROUNDNX_D 0xfff0007f |
#define | MATCH_FLTQ_D 0xa2005053 |
#define | MASK_FLTQ_D 0xfe00707f |
#define | MATCH_FLEQ_D 0xa2004053 |
#define | MASK_FLEQ_D 0xfe00707f |
#define | MATCH_FLI_Q 0xf6100053 |
#define | MASK_FLI_Q 0xfff0707f |
#define | MATCH_FMINM_Q 0x2e002053 |
#define | MASK_FMINM_Q 0xfe00707f |
#define | MATCH_FMAXM_Q 0x2e003053 |
#define | MASK_FMAXM_Q 0xfe00707f |
#define | MATCH_FROUND_Q 0x46400053 |
#define | MASK_FROUND_Q 0xfff0007f |
#define | MATCH_FROUNDNX_Q 0x46500053 |
#define | MASK_FROUNDNX_Q 0xfff0007f |
#define | MATCH_FLTQ_Q 0xa6005053 |
#define | MASK_FLTQ_Q 0xfe00707f |
#define | MATCH_FLEQ_Q 0xa6004053 |
#define | MASK_FLEQ_Q 0xfe00707f |
#define | MATCH_FCVTMOD_W_D 0xc2801053 |
#define | MASK_FCVTMOD_W_D 0xfff0707f |
#define | MATCH_FMVH_X_D 0xe2100053 |
#define | MASK_FMVH_X_D 0xfff0707f |
#define | MATCH_FMVH_X_Q 0xe6100053 |
#define | MASK_FMVH_X_Q 0xfff0707f |
#define | MATCH_FMVP_D_X 0xb2000053 |
#define | MASK_FMVP_D_X 0xfe00707f |
#define | MATCH_FMVP_Q_X 0xb6000053 |
#define | MASK_FMVP_Q_X 0xfe00707f |
#define | MATCH_CLZ 0x60001013 |
#define | MASK_CLZ 0xfff0707f |
#define | MATCH_CTZ 0x60101013 |
#define | MASK_CTZ 0xfff0707f |
#define | MATCH_CPOP 0x60201013 |
#define | MASK_CPOP 0xfff0707f |
#define | MATCH_MIN 0xa004033 |
#define | MASK_MIN 0xfe00707f |
#define | MATCH_MINU 0xa005033 |
#define | MASK_MINU 0xfe00707f |
#define | MATCH_MAX 0xa006033 |
#define | MASK_MAX 0xfe00707f |
#define | MATCH_MAXU 0xa007033 |
#define | MASK_MAXU 0xfe00707f |
#define | MATCH_SEXT_B 0x60401013 |
#define | MASK_SEXT_B 0xfff0707f |
#define | MATCH_SEXT_H 0x60501013 |
#define | MASK_SEXT_H 0xfff0707f |
#define | MATCH_PACK 0x8004033 |
#define | MASK_PACK 0xfe00707f |
#define | MATCH_PACKH 0x8007033 |
#define | MASK_PACKH 0xfe00707f |
#define | MATCH_PACKW 0x800403b |
#define | MASK_PACKW 0xfe00707f |
#define | MATCH_ANDN 0x40007033 |
#define | MASK_ANDN 0xfe00707f |
#define | MATCH_ORN 0x40006033 |
#define | MASK_ORN 0xfe00707f |
#define | MATCH_XNOR 0x40004033 |
#define | MASK_XNOR 0xfe00707f |
#define | MATCH_ROL 0x60001033 |
#define | MASK_ROL 0xfe00707f |
#define | MATCH_ROR 0x60005033 |
#define | MASK_ROR 0xfe00707f |
#define | MATCH_RORI 0x60005013 |
#define | MASK_RORI 0xfc00707f |
#define | MATCH_GREVI 0x68005013 |
#define | MASK_GREVI 0xfc00707f |
#define | MATCH_GORCI 0x28005013 |
#define | MASK_GORCI 0xfc00707f |
#define | MATCH_SHFLI 0x8001013 |
#define | MASK_SHFLI 0xfe00707f |
#define | MATCH_UNSHFLI 0x8005013 |
#define | MASK_UNSHFLI 0xfe00707f |
#define | MATCH_CLZW 0x6000101b |
#define | MASK_CLZW 0xfff0707f |
#define | MATCH_CTZW 0x6010101b |
#define | MASK_CTZW 0xfff0707f |
#define | MATCH_CPOPW 0x6020101b |
#define | MASK_CPOPW 0xfff0707f |
#define | MATCH_ROLW 0x6000103b |
#define | MASK_ROLW 0xfe00707f |
#define | MATCH_RORW 0x6000503b |
#define | MASK_RORW 0xfe00707f |
#define | MATCH_RORIW 0x6000501b |
#define | MASK_RORIW 0xfe00707f |
#define | MATCH_SH1ADD 0x20002033 |
#define | MASK_SH1ADD 0xfe00707f |
#define | MATCH_SH2ADD 0x20004033 |
#define | MASK_SH2ADD 0xfe00707f |
#define | MATCH_SH3ADD 0x20006033 |
#define | MASK_SH3ADD 0xfe00707f |
#define | MATCH_SH1ADD_UW 0x2000203b |
#define | MASK_SH1ADD_UW 0xfe00707f |
#define | MATCH_SH2ADD_UW 0x2000403b |
#define | MASK_SH2ADD_UW 0xfe00707f |
#define | MATCH_SH3ADD_UW 0x2000603b |
#define | MASK_SH3ADD_UW 0xfe00707f |
#define | MATCH_ADD_UW 0x800003b |
#define | MASK_ADD_UW 0xfe00707f |
#define | MATCH_SLLI_UW 0x800101b |
#define | MASK_SLLI_UW 0xfc00707f |
#define | MATCH_CLMUL 0xa001033 |
#define | MASK_CLMUL 0xfe00707f |
#define | MATCH_CLMULH 0xa003033 |
#define | MASK_CLMULH 0xfe00707f |
#define | MATCH_CLMULR 0xa002033 |
#define | MASK_CLMULR 0xfe00707f |
#define | MATCH_XPERM4 0x28002033 |
#define | MASK_XPERM4 0xfe00707f |
#define | MATCH_XPERM8 0x28004033 |
#define | MASK_XPERM8 0xfe00707f |
#define | MATCH_BCLRI 0x48001013 |
#define | MASK_BCLRI 0xfc00707f |
#define | MATCH_BSETI 0x28001013 |
#define | MASK_BSETI 0xfc00707f |
#define | MATCH_BINVI 0x68001013 |
#define | MASK_BINVI 0xfc00707f |
#define | MATCH_BEXTI 0x48005013 |
#define | MASK_BEXTI 0xfc00707f |
#define | MATCH_BCLR 0x48001033 |
#define | MASK_BCLR 0xfe00707f |
#define | MATCH_BSET 0x28001033 |
#define | MASK_BSET 0xfe00707f |
#define | MATCH_BINV 0x68001033 |
#define | MASK_BINV 0xfe00707f |
#define | MATCH_BEXT 0x48005033 |
#define | MASK_BEXT 0xfe00707f |
#define | MATCH_FLW 0x2007 |
#define | MASK_FLW 0x707f |
#define | MATCH_FLD 0x3007 |
#define | MASK_FLD 0x707f |
#define | MATCH_FLQ 0x4007 |
#define | MASK_FLQ 0x707f |
#define | MATCH_FSW 0x2027 |
#define | MASK_FSW 0x707f |
#define | MATCH_FSD 0x3027 |
#define | MASK_FSD 0x707f |
#define | MATCH_FSQ 0x4027 |
#define | MASK_FSQ 0x707f |
#define | MATCH_FMADD_S 0x43 |
#define | MASK_FMADD_S 0x600007f |
#define | MATCH_FMSUB_S 0x47 |
#define | MASK_FMSUB_S 0x600007f |
#define | MATCH_FNMSUB_S 0x4b |
#define | MASK_FNMSUB_S 0x600007f |
#define | MATCH_FNMADD_S 0x4f |
#define | MASK_FNMADD_S 0x600007f |
#define | MATCH_FMADD_D 0x2000043 |
#define | MASK_FMADD_D 0x600007f |
#define | MATCH_FMSUB_D 0x2000047 |
#define | MASK_FMSUB_D 0x600007f |
#define | MATCH_FNMSUB_D 0x200004b |
#define | MASK_FNMSUB_D 0x600007f |
#define | MATCH_FNMADD_D 0x200004f |
#define | MASK_FNMADD_D 0x600007f |
#define | MATCH_FMADD_Q 0x6000043 |
#define | MASK_FMADD_Q 0x600007f |
#define | MATCH_FMSUB_Q 0x6000047 |
#define | MASK_FMSUB_Q 0x600007f |
#define | MATCH_FNMSUB_Q 0x600004b |
#define | MASK_FNMSUB_Q 0x600007f |
#define | MATCH_FNMADD_Q 0x600004f |
#define | MASK_FNMADD_Q 0x600007f |
#define | MATCH_C_ADDI4SPN 0x0 |
#define | MASK_C_ADDI4SPN 0xe003 |
#define | MATCH_C_FLD 0x2000 |
#define | MASK_C_FLD 0xe003 |
#define | MATCH_C_LW 0x4000 |
#define | MASK_C_LW 0xe003 |
#define | MATCH_C_FLW 0x6000 |
#define | MASK_C_FLW 0xe003 |
#define | MATCH_C_FSD 0xa000 |
#define | MASK_C_FSD 0xe003 |
#define | MATCH_C_SW 0xc000 |
#define | MASK_C_SW 0xe003 |
#define | MATCH_C_FSW 0xe000 |
#define | MASK_C_FSW 0xe003 |
#define | MATCH_C_ADDI 0x1 |
#define | MASK_C_ADDI 0xe003 |
#define | MATCH_C_JAL 0x2001 |
#define | MASK_C_JAL 0xe003 |
#define | MATCH_C_LI 0x4001 |
#define | MASK_C_LI 0xe003 |
#define | MATCH_C_LUI 0x6001 |
#define | MASK_C_LUI 0xe003 |
#define | MATCH_C_SRLI 0x8001 |
#define | MASK_C_SRLI 0xec03 |
#define | MATCH_C_SRLI64 0x8001 |
#define | MASK_C_SRLI64 0xfc7f |
#define | MATCH_C_SRAI 0x8401 |
#define | MASK_C_SRAI 0xec03 |
#define | MATCH_C_SRAI64 0x8401 |
#define | MASK_C_SRAI64 0xfc7f |
#define | MATCH_C_ANDI 0x8801 |
#define | MASK_C_ANDI 0xec03 |
#define | MATCH_C_SUB 0x8c01 |
#define | MASK_C_SUB 0xfc63 |
#define | MATCH_C_XOR 0x8c21 |
#define | MASK_C_XOR 0xfc63 |
#define | MATCH_C_OR 0x8c41 |
#define | MASK_C_OR 0xfc63 |
#define | MATCH_C_AND 0x8c61 |
#define | MASK_C_AND 0xfc63 |
#define | MATCH_C_SUBW 0x9c01 |
#define | MASK_C_SUBW 0xfc63 |
#define | MATCH_C_ADDW 0x9c21 |
#define | MASK_C_ADDW 0xfc63 |
#define | MATCH_C_J 0xa001 |
#define | MASK_C_J 0xe003 |
#define | MATCH_C_BEQZ 0xc001 |
#define | MASK_C_BEQZ 0xe003 |
#define | MATCH_C_BNEZ 0xe001 |
#define | MASK_C_BNEZ 0xe003 |
#define | MATCH_C_SLLI 0x2 |
#define | MASK_C_SLLI 0xe003 |
#define | MATCH_C_SLLI64 0x2 |
#define | MASK_C_SLLI64 0xf07f |
#define | MATCH_C_FLDSP 0x2002 |
#define | MASK_C_FLDSP 0xe003 |
#define | MATCH_C_LWSP 0x4002 |
#define | MASK_C_LWSP 0xe003 |
#define | MATCH_C_FLWSP 0x6002 |
#define | MASK_C_FLWSP 0xe003 |
#define | MATCH_C_MV 0x8002 |
#define | MASK_C_MV 0xf003 |
#define | MATCH_C_ADD 0x9002 |
#define | MASK_C_ADD 0xf003 |
#define | MATCH_C_FSDSP 0xa002 |
#define | MASK_C_FSDSP 0xe003 |
#define | MATCH_C_SWSP 0xc002 |
#define | MASK_C_SWSP 0xe003 |
#define | MATCH_C_FSWSP 0xe002 |
#define | MASK_C_FSWSP 0xe003 |
#define | MATCH_C_NOP 0x1 |
#define | MASK_C_NOP 0xffff |
#define | MATCH_C_ADDI16SP 0x6101 |
#define | MASK_C_ADDI16SP 0xef83 |
#define | MATCH_C_JR 0x8002 |
#define | MASK_C_JR 0xf07f |
#define | MATCH_C_JALR 0x9002 |
#define | MASK_C_JALR 0xf07f |
#define | MATCH_C_EBREAK 0x9002 |
#define | MASK_C_EBREAK 0xffff |
#define | MATCH_C_LD 0x6000 |
#define | MASK_C_LD 0xe003 |
#define | MATCH_C_SD 0xe000 |
#define | MASK_C_SD 0xe003 |
#define | MATCH_C_ADDIW 0x2001 |
#define | MASK_C_ADDIW 0xe003 |
#define | MATCH_C_LDSP 0x6002 |
#define | MASK_C_LDSP 0xe003 |
#define | MATCH_C_SDSP 0xe002 |
#define | MASK_C_SDSP 0xe003 |
#define | MATCH_SM3P0 0x10801013 |
#define | MASK_SM3P0 0xfff0707f |
#define | MATCH_SM3P1 0x10901013 |
#define | MASK_SM3P1 0xfff0707f |
#define | MATCH_SHA256SUM0 0x10001013 |
#define | MASK_SHA256SUM0 0xfff0707f |
#define | MATCH_SHA256SUM1 0x10101013 |
#define | MASK_SHA256SUM1 0xfff0707f |
#define | MATCH_SHA256SIG0 0x10201013 |
#define | MASK_SHA256SIG0 0xfff0707f |
#define | MATCH_SHA256SIG1 0x10301013 |
#define | MASK_SHA256SIG1 0xfff0707f |
#define | MATCH_SHA512SUM0R 0x50000033 |
#define | MASK_SHA512SUM0R 0xfe00707f |
#define | MATCH_SHA512SUM1R 0x52000033 |
#define | MASK_SHA512SUM1R 0xfe00707f |
#define | MATCH_SHA512SIG0L 0x54000033 |
#define | MASK_SHA512SIG0L 0xfe00707f |
#define | MATCH_SHA512SIG0H 0x5c000033 |
#define | MASK_SHA512SIG0H 0xfe00707f |
#define | MATCH_SHA512SIG1L 0x56000033 |
#define | MASK_SHA512SIG1L 0xfe00707f |
#define | MATCH_SHA512SIG1H 0x5e000033 |
#define | MASK_SHA512SIG1H 0xfe00707f |
#define | MATCH_SM4ED 0x30000033 |
#define | MASK_SM4ED 0x3e00707f |
#define | MATCH_SM4KS 0x34000033 |
#define | MASK_SM4KS 0x3e00707f |
#define | MATCH_AES32ESMI 0x26000033 |
#define | MASK_AES32ESMI 0x3e00707f |
#define | MATCH_AES32ESI 0x22000033 |
#define | MASK_AES32ESI 0x3e00707f |
#define | MATCH_AES32DSMI 0x2e000033 |
#define | MASK_AES32DSMI 0x3e00707f |
#define | MATCH_AES32DSI 0x2a000033 |
#define | MASK_AES32DSI 0x3e00707f |
#define | MATCH_SHA512SUM0 0x10401013 |
#define | MASK_SHA512SUM0 0xfff0707f |
#define | MATCH_SHA512SUM1 0x10501013 |
#define | MASK_SHA512SUM1 0xfff0707f |
#define | MATCH_SHA512SIG0 0x10601013 |
#define | MASK_SHA512SIG0 0xfff0707f |
#define | MATCH_SHA512SIG1 0x10701013 |
#define | MASK_SHA512SIG1 0xfff0707f |
#define | MATCH_AES64KS1I 0x31001013 |
#define | MASK_AES64KS1I 0xff00707f |
#define | MATCH_AES64IM 0x30001013 |
#define | MASK_AES64IM 0xfff0707f |
#define | MATCH_AES64KS2 0x7e000033 |
#define | MASK_AES64KS2 0xfe00707f |
#define | MATCH_AES64ESM 0x36000033 |
#define | MASK_AES64ESM 0xfe00707f |
#define | MATCH_AES64ES 0x32000033 |
#define | MASK_AES64ES 0xfe00707f |
#define | MATCH_AES64DSM 0x3e000033 |
#define | MASK_AES64DSM 0xfe00707f |
#define | MATCH_AES64DS 0x3a000033 |
#define | MASK_AES64DS 0xfe00707f |
#define | MATCH_FADD_H 0x4000053 |
#define | MASK_FADD_H 0xfe00007f |
#define | MATCH_FSUB_H 0xc000053 |
#define | MASK_FSUB_H 0xfe00007f |
#define | MATCH_FMUL_H 0x14000053 |
#define | MASK_FMUL_H 0xfe00007f |
#define | MATCH_FDIV_H 0x1c000053 |
#define | MASK_FDIV_H 0xfe00007f |
#define | MATCH_FSGNJ_H 0x24000053 |
#define | MASK_FSGNJ_H 0xfe00707f |
#define | MATCH_FSGNJN_H 0x24001053 |
#define | MASK_FSGNJN_H 0xfe00707f |
#define | MATCH_FSGNJX_H 0x24002053 |
#define | MASK_FSGNJX_H 0xfe00707f |
#define | MATCH_FMIN_H 0x2c000053 |
#define | MASK_FMIN_H 0xfe00707f |
#define | MATCH_FMAX_H 0x2c001053 |
#define | MASK_FMAX_H 0xfe00707f |
#define | MATCH_FCVT_H_S 0x44000053 |
#define | MASK_FCVT_H_S 0xfff0007f |
#define | MATCH_FCVT_S_H 0x40200053 |
#define | MASK_FCVT_S_H 0xfff0007f |
#define | MATCH_FSQRT_H 0x5c000053 |
#define | MASK_FSQRT_H 0xfff0007f |
#define | MATCH_FLE_H 0xa4000053 |
#define | MASK_FLE_H 0xfe00707f |
#define | MATCH_FLT_H 0xa4001053 |
#define | MASK_FLT_H 0xfe00707f |
#define | MATCH_FEQ_H 0xa4002053 |
#define | MASK_FEQ_H 0xfe00707f |
#define | MATCH_FCVT_W_H 0xc4000053 |
#define | MASK_FCVT_W_H 0xfff0007f |
#define | MATCH_FCVT_WU_H 0xc4100053 |
#define | MASK_FCVT_WU_H 0xfff0007f |
#define | MATCH_FMV_X_H 0xe4000053 |
#define | MASK_FMV_X_H 0xfff0707f |
#define | MATCH_FCLASS_H 0xe4001053 |
#define | MASK_FCLASS_H 0xfff0707f |
#define | MATCH_FCVT_H_W 0xd4000053 |
#define | MASK_FCVT_H_W 0xfff0007f |
#define | MATCH_FCVT_H_WU 0xd4100053 |
#define | MASK_FCVT_H_WU 0xfff0007f |
#define | MATCH_FMV_H_X 0xf4000053 |
#define | MASK_FMV_H_X 0xfff0707f |
#define | MATCH_FLH 0x1007 |
#define | MASK_FLH 0x707f |
#define | MATCH_FSH 0x1027 |
#define | MASK_FSH 0x707f |
#define | MATCH_FMADD_H 0x4000043 |
#define | MASK_FMADD_H 0x600007f |
#define | MATCH_FMSUB_H 0x4000047 |
#define | MASK_FMSUB_H 0x600007f |
#define | MATCH_FNMSUB_H 0x400004b |
#define | MASK_FNMSUB_H 0x600007f |
#define | MATCH_FNMADD_H 0x400004f |
#define | MASK_FNMADD_H 0x600007f |
#define | MATCH_FCVT_H_D 0x44100053 |
#define | MASK_FCVT_H_D 0xfff0007f |
#define | MATCH_FCVT_D_H 0x42200053 |
#define | MASK_FCVT_D_H 0xfff0007f |
#define | MATCH_FCVT_H_Q 0x44300053 |
#define | MASK_FCVT_H_Q 0xfff0007f |
#define | MATCH_FCVT_Q_H 0x46200053 |
#define | MASK_FCVT_Q_H 0xfff0007f |
#define | MATCH_FCVT_L_H 0xc4200053 |
#define | MASK_FCVT_L_H 0xfff0007f |
#define | MATCH_FCVT_LU_H 0xc4300053 |
#define | MASK_FCVT_LU_H 0xfff0007f |
#define | MATCH_FCVT_H_L 0xd4200053 |
#define | MASK_FCVT_H_L 0xfff0007f |
#define | MATCH_FCVT_H_LU 0xd4300053 |
#define | MASK_FCVT_H_LU 0xfff0007f |
#define | MATCH_VSETVL 0x80007057 |
#define | MASK_VSETVL 0xfe00707f |
#define | MATCH_VSETIVLI 0xc0007057 |
#define | MASK_VSETIVLI 0xc000707f |
#define | MATCH_VSETVLI 0x00007057 |
#define | MASK_VSETVLI 0x8000707f |
#define | MATCH_VLMV 0x02b00007 |
#define | MASK_VLMV 0xfff0707f |
#define | MATCH_VSMV 0x02b00027 |
#define | MASK_VSMV 0xfff0707f |
#define | MATCH_VLE8V 0x00000007 |
#define | MASK_VLE8V 0xfdf0707f |
#define | MATCH_VLE16V 0x00005007 |
#define | MASK_VLE16V 0xfdf0707f |
#define | MATCH_VLE32V 0x00006007 |
#define | MASK_VLE32V 0xfdf0707f |
#define | MATCH_VLE64V 0x00007007 |
#define | MASK_VLE64V 0xfdf0707f |
#define | MATCH_VSE8V 0x00000027 |
#define | MASK_VSE8V 0xfdf0707f |
#define | MATCH_VSE16V 0x00005027 |
#define | MASK_VSE16V 0xfdf0707f |
#define | MATCH_VSE32V 0x00006027 |
#define | MASK_VSE32V 0xfdf0707f |
#define | MATCH_VSE64V 0x00007027 |
#define | MASK_VSE64V 0xfdf0707f |
#define | MATCH_VLSE8V 0x08000007 |
#define | MASK_VLSE8V 0xfc00707f |
#define | MATCH_VLSE16V 0x08005007 |
#define | MASK_VLSE16V 0xfc00707f |
#define | MATCH_VLSE32V 0x08006007 |
#define | MASK_VLSE32V 0xfc00707f |
#define | MATCH_VLSE64V 0x08007007 |
#define | MASK_VLSE64V 0xfc00707f |
#define | MATCH_VSSE8V 0x08000027 |
#define | MASK_VSSE8V 0xfc00707f |
#define | MATCH_VSSE16V 0x08005027 |
#define | MASK_VSSE16V 0xfc00707f |
#define | MATCH_VSSE32V 0x08006027 |
#define | MASK_VSSE32V 0xfc00707f |
#define | MATCH_VSSE64V 0x08007027 |
#define | MASK_VSSE64V 0xfc00707f |
#define | MATCH_VLOXEI8V 0x0c000007 |
#define | MASK_VLOXEI8V 0xfc00707f |
#define | MATCH_VLOXEI16V 0x0c005007 |
#define | MASK_VLOXEI16V 0xfc00707f |
#define | MATCH_VLOXEI32V 0x0c006007 |
#define | MASK_VLOXEI32V 0xfc00707f |
#define | MATCH_VLOXEI64V 0x0c007007 |
#define | MASK_VLOXEI64V 0xfc00707f |
#define | MATCH_VSOXEI8V 0x0c000027 |
#define | MASK_VSOXEI8V 0xfc00707f |
#define | MATCH_VSOXEI16V 0x0c005027 |
#define | MASK_VSOXEI16V 0xfc00707f |
#define | MATCH_VSOXEI32V 0x0c006027 |
#define | MASK_VSOXEI32V 0xfc00707f |
#define | MATCH_VSOXEI64V 0x0c007027 |
#define | MASK_VSOXEI64V 0xfc00707f |
#define | MATCH_VLUXEI8V 0x04000007 |
#define | MASK_VLUXEI8V 0xfc00707f |
#define | MATCH_VLUXEI16V 0x04005007 |
#define | MASK_VLUXEI16V 0xfc00707f |
#define | MATCH_VLUXEI32V 0x04006007 |
#define | MASK_VLUXEI32V 0xfc00707f |
#define | MATCH_VLUXEI64V 0x04007007 |
#define | MASK_VLUXEI64V 0xfc00707f |
#define | MATCH_VSUXEI8V 0x04000027 |
#define | MASK_VSUXEI8V 0xfc00707f |
#define | MATCH_VSUXEI16V 0x04005027 |
#define | MASK_VSUXEI16V 0xfc00707f |
#define | MATCH_VSUXEI32V 0x04006027 |
#define | MASK_VSUXEI32V 0xfc00707f |
#define | MATCH_VSUXEI64V 0x04007027 |
#define | MASK_VSUXEI64V 0xfc00707f |
#define | MATCH_VLE8FFV 0x01000007 |
#define | MASK_VLE8FFV 0xfdf0707f |
#define | MATCH_VLE16FFV 0x01005007 |
#define | MASK_VLE16FFV 0xfdf0707f |
#define | MATCH_VLE32FFV 0x01006007 |
#define | MASK_VLE32FFV 0xfdf0707f |
#define | MATCH_VLE64FFV 0x01007007 |
#define | MASK_VLE64FFV 0xfdf0707f |
#define | MATCH_VLSEG2E8V 0x20000007 |
#define | MASK_VLSEG2E8V 0xfdf0707f |
#define | MATCH_VSSEG2E8V 0x20000027 |
#define | MASK_VSSEG2E8V 0xfdf0707f |
#define | MATCH_VLSEG3E8V 0x40000007 |
#define | MASK_VLSEG3E8V 0xfdf0707f |
#define | MATCH_VSSEG3E8V 0x40000027 |
#define | MASK_VSSEG3E8V 0xfdf0707f |
#define | MATCH_VLSEG4E8V 0x60000007 |
#define | MASK_VLSEG4E8V 0xfdf0707f |
#define | MATCH_VSSEG4E8V 0x60000027 |
#define | MASK_VSSEG4E8V 0xfdf0707f |
#define | MATCH_VLSEG5E8V 0x80000007 |
#define | MASK_VLSEG5E8V 0xfdf0707f |
#define | MATCH_VSSEG5E8V 0x80000027 |
#define | MASK_VSSEG5E8V 0xfdf0707f |
#define | MATCH_VLSEG6E8V 0xa0000007 |
#define | MASK_VLSEG6E8V 0xfdf0707f |
#define | MATCH_VSSEG6E8V 0xa0000027 |
#define | MASK_VSSEG6E8V 0xfdf0707f |
#define | MATCH_VLSEG7E8V 0xc0000007 |
#define | MASK_VLSEG7E8V 0xfdf0707f |
#define | MATCH_VSSEG7E8V 0xc0000027 |
#define | MASK_VSSEG7E8V 0xfdf0707f |
#define | MATCH_VLSEG8E8V 0xe0000007 |
#define | MASK_VLSEG8E8V 0xfdf0707f |
#define | MATCH_VSSEG8E8V 0xe0000027 |
#define | MASK_VSSEG8E8V 0xfdf0707f |
#define | MATCH_VLSEG2E16V 0x20005007 |
#define | MASK_VLSEG2E16V 0xfdf0707f |
#define | MATCH_VSSEG2E16V 0x20005027 |
#define | MASK_VSSEG2E16V 0xfdf0707f |
#define | MATCH_VLSEG3E16V 0x40005007 |
#define | MASK_VLSEG3E16V 0xfdf0707f |
#define | MATCH_VSSEG3E16V 0x40005027 |
#define | MASK_VSSEG3E16V 0xfdf0707f |
#define | MATCH_VLSEG4E16V 0x60005007 |
#define | MASK_VLSEG4E16V 0xfdf0707f |
#define | MATCH_VSSEG4E16V 0x60005027 |
#define | MASK_VSSEG4E16V 0xfdf0707f |
#define | MATCH_VLSEG5E16V 0x80005007 |
#define | MASK_VLSEG5E16V 0xfdf0707f |
#define | MATCH_VSSEG5E16V 0x80005027 |
#define | MASK_VSSEG5E16V 0xfdf0707f |
#define | MATCH_VLSEG6E16V 0xa0005007 |
#define | MASK_VLSEG6E16V 0xfdf0707f |
#define | MATCH_VSSEG6E16V 0xa0005027 |
#define | MASK_VSSEG6E16V 0xfdf0707f |
#define | MATCH_VLSEG7E16V 0xc0005007 |
#define | MASK_VLSEG7E16V 0xfdf0707f |
#define | MATCH_VSSEG7E16V 0xc0005027 |
#define | MASK_VSSEG7E16V 0xfdf0707f |
#define | MATCH_VLSEG8E16V 0xe0005007 |
#define | MASK_VLSEG8E16V 0xfdf0707f |
#define | MATCH_VSSEG8E16V 0xe0005027 |
#define | MASK_VSSEG8E16V 0xfdf0707f |
#define | MATCH_VLSEG2E32V 0x20006007 |
#define | MASK_VLSEG2E32V 0xfdf0707f |
#define | MATCH_VSSEG2E32V 0x20006027 |
#define | MASK_VSSEG2E32V 0xfdf0707f |
#define | MATCH_VLSEG3E32V 0x40006007 |
#define | MASK_VLSEG3E32V 0xfdf0707f |
#define | MATCH_VSSEG3E32V 0x40006027 |
#define | MASK_VSSEG3E32V 0xfdf0707f |
#define | MATCH_VLSEG4E32V 0x60006007 |
#define | MASK_VLSEG4E32V 0xfdf0707f |
#define | MATCH_VSSEG4E32V 0x60006027 |
#define | MASK_VSSEG4E32V 0xfdf0707f |
#define | MATCH_VLSEG5E32V 0x80006007 |
#define | MASK_VLSEG5E32V 0xfdf0707f |
#define | MATCH_VSSEG5E32V 0x80006027 |
#define | MASK_VSSEG5E32V 0xfdf0707f |
#define | MATCH_VLSEG6E32V 0xa0006007 |
#define | MASK_VLSEG6E32V 0xfdf0707f |
#define | MATCH_VSSEG6E32V 0xa0006027 |
#define | MASK_VSSEG6E32V 0xfdf0707f |
#define | MATCH_VLSEG7E32V 0xc0006007 |
#define | MASK_VLSEG7E32V 0xfdf0707f |
#define | MATCH_VSSEG7E32V 0xc0006027 |
#define | MASK_VSSEG7E32V 0xfdf0707f |
#define | MATCH_VLSEG8E32V 0xe0006007 |
#define | MASK_VLSEG8E32V 0xfdf0707f |
#define | MATCH_VSSEG8E32V 0xe0006027 |
#define | MASK_VSSEG8E32V 0xfdf0707f |
#define | MATCH_VLSEG2E64V 0x20007007 |
#define | MASK_VLSEG2E64V 0xfdf0707f |
#define | MATCH_VSSEG2E64V 0x20007027 |
#define | MASK_VSSEG2E64V 0xfdf0707f |
#define | MATCH_VLSEG3E64V 0x40007007 |
#define | MASK_VLSEG3E64V 0xfdf0707f |
#define | MATCH_VSSEG3E64V 0x40007027 |
#define | MASK_VSSEG3E64V 0xfdf0707f |
#define | MATCH_VLSEG4E64V 0x60007007 |
#define | MASK_VLSEG4E64V 0xfdf0707f |
#define | MATCH_VSSEG4E64V 0x60007027 |
#define | MASK_VSSEG4E64V 0xfdf0707f |
#define | MATCH_VLSEG5E64V 0x80007007 |
#define | MASK_VLSEG5E64V 0xfdf0707f |
#define | MATCH_VSSEG5E64V 0x80007027 |
#define | MASK_VSSEG5E64V 0xfdf0707f |
#define | MATCH_VLSEG6E64V 0xa0007007 |
#define | MASK_VLSEG6E64V 0xfdf0707f |
#define | MATCH_VSSEG6E64V 0xa0007027 |
#define | MASK_VSSEG6E64V 0xfdf0707f |
#define | MATCH_VLSEG7E64V 0xc0007007 |
#define | MASK_VLSEG7E64V 0xfdf0707f |
#define | MATCH_VSSEG7E64V 0xc0007027 |
#define | MASK_VSSEG7E64V 0xfdf0707f |
#define | MATCH_VLSEG8E64V 0xe0007007 |
#define | MASK_VLSEG8E64V 0xfdf0707f |
#define | MATCH_VSSEG8E64V 0xe0007027 |
#define | MASK_VSSEG8E64V 0xfdf0707f |
#define | MATCH_VLSSEG2E8V 0x28000007 |
#define | MASK_VLSSEG2E8V 0xfc00707f |
#define | MATCH_VSSSEG2E8V 0x28000027 |
#define | MASK_VSSSEG2E8V 0xfc00707f |
#define | MATCH_VLSSEG3E8V 0x48000007 |
#define | MASK_VLSSEG3E8V 0xfc00707f |
#define | MATCH_VSSSEG3E8V 0x48000027 |
#define | MASK_VSSSEG3E8V 0xfc00707f |
#define | MATCH_VLSSEG4E8V 0x68000007 |
#define | MASK_VLSSEG4E8V 0xfc00707f |
#define | MATCH_VSSSEG4E8V 0x68000027 |
#define | MASK_VSSSEG4E8V 0xfc00707f |
#define | MATCH_VLSSEG5E8V 0x88000007 |
#define | MASK_VLSSEG5E8V 0xfc00707f |
#define | MATCH_VSSSEG5E8V 0x88000027 |
#define | MASK_VSSSEG5E8V 0xfc00707f |
#define | MATCH_VLSSEG6E8V 0xa8000007 |
#define | MASK_VLSSEG6E8V 0xfc00707f |
#define | MATCH_VSSSEG6E8V 0xa8000027 |
#define | MASK_VSSSEG6E8V 0xfc00707f |
#define | MATCH_VLSSEG7E8V 0xc8000007 |
#define | MASK_VLSSEG7E8V 0xfc00707f |
#define | MATCH_VSSSEG7E8V 0xc8000027 |
#define | MASK_VSSSEG7E8V 0xfc00707f |
#define | MATCH_VLSSEG8E8V 0xe8000007 |
#define | MASK_VLSSEG8E8V 0xfc00707f |
#define | MATCH_VSSSEG8E8V 0xe8000027 |
#define | MASK_VSSSEG8E8V 0xfc00707f |
#define | MATCH_VLSSEG2E16V 0x28005007 |
#define | MASK_VLSSEG2E16V 0xfc00707f |
#define | MATCH_VSSSEG2E16V 0x28005027 |
#define | MASK_VSSSEG2E16V 0xfc00707f |
#define | MATCH_VLSSEG3E16V 0x48005007 |
#define | MASK_VLSSEG3E16V 0xfc00707f |
#define | MATCH_VSSSEG3E16V 0x48005027 |
#define | MASK_VSSSEG3E16V 0xfc00707f |
#define | MATCH_VLSSEG4E16V 0x68005007 |
#define | MASK_VLSSEG4E16V 0xfc00707f |
#define | MATCH_VSSSEG4E16V 0x68005027 |
#define | MASK_VSSSEG4E16V 0xfc00707f |
#define | MATCH_VLSSEG5E16V 0x88005007 |
#define | MASK_VLSSEG5E16V 0xfc00707f |
#define | MATCH_VSSSEG5E16V 0x88005027 |
#define | MASK_VSSSEG5E16V 0xfc00707f |
#define | MATCH_VLSSEG6E16V 0xa8005007 |
#define | MASK_VLSSEG6E16V 0xfc00707f |
#define | MATCH_VSSSEG6E16V 0xa8005027 |
#define | MASK_VSSSEG6E16V 0xfc00707f |
#define | MATCH_VLSSEG7E16V 0xc8005007 |
#define | MASK_VLSSEG7E16V 0xfc00707f |
#define | MATCH_VSSSEG7E16V 0xc8005027 |
#define | MASK_VSSSEG7E16V 0xfc00707f |
#define | MATCH_VLSSEG8E16V 0xe8005007 |
#define | MASK_VLSSEG8E16V 0xfc00707f |
#define | MATCH_VSSSEG8E16V 0xe8005027 |
#define | MASK_VSSSEG8E16V 0xfc00707f |
#define | MATCH_VLSSEG2E32V 0x28006007 |
#define | MASK_VLSSEG2E32V 0xfc00707f |
#define | MATCH_VSSSEG2E32V 0x28006027 |
#define | MASK_VSSSEG2E32V 0xfc00707f |
#define | MATCH_VLSSEG3E32V 0x48006007 |
#define | MASK_VLSSEG3E32V 0xfc00707f |
#define | MATCH_VSSSEG3E32V 0x48006027 |
#define | MASK_VSSSEG3E32V 0xfc00707f |
#define | MATCH_VLSSEG4E32V 0x68006007 |
#define | MASK_VLSSEG4E32V 0xfc00707f |
#define | MATCH_VSSSEG4E32V 0x68006027 |
#define | MASK_VSSSEG4E32V 0xfc00707f |
#define | MATCH_VLSSEG5E32V 0x88006007 |
#define | MASK_VLSSEG5E32V 0xfc00707f |
#define | MATCH_VSSSEG5E32V 0x88006027 |
#define | MASK_VSSSEG5E32V 0xfc00707f |
#define | MATCH_VLSSEG6E32V 0xa8006007 |
#define | MASK_VLSSEG6E32V 0xfc00707f |
#define | MATCH_VSSSEG6E32V 0xa8006027 |
#define | MASK_VSSSEG6E32V 0xfc00707f |
#define | MATCH_VLSSEG7E32V 0xc8006007 |
#define | MASK_VLSSEG7E32V 0xfc00707f |
#define | MATCH_VSSSEG7E32V 0xc8006027 |
#define | MASK_VSSSEG7E32V 0xfc00707f |
#define | MATCH_VLSSEG8E32V 0xe8006007 |
#define | MASK_VLSSEG8E32V 0xfc00707f |
#define | MATCH_VSSSEG8E32V 0xe8006027 |
#define | MASK_VSSSEG8E32V 0xfc00707f |
#define | MATCH_VLSSEG2E64V 0x28007007 |
#define | MASK_VLSSEG2E64V 0xfc00707f |
#define | MATCH_VSSSEG2E64V 0x28007027 |
#define | MASK_VSSSEG2E64V 0xfc00707f |
#define | MATCH_VLSSEG3E64V 0x48007007 |
#define | MASK_VLSSEG3E64V 0xfc00707f |
#define | MATCH_VSSSEG3E64V 0x48007027 |
#define | MASK_VSSSEG3E64V 0xfc00707f |
#define | MATCH_VLSSEG4E64V 0x68007007 |
#define | MASK_VLSSEG4E64V 0xfc00707f |
#define | MATCH_VSSSEG4E64V 0x68007027 |
#define | MASK_VSSSEG4E64V 0xfc00707f |
#define | MATCH_VLSSEG5E64V 0x88007007 |
#define | MASK_VLSSEG5E64V 0xfc00707f |
#define | MATCH_VSSSEG5E64V 0x88007027 |
#define | MASK_VSSSEG5E64V 0xfc00707f |
#define | MATCH_VLSSEG6E64V 0xa8007007 |
#define | MASK_VLSSEG6E64V 0xfc00707f |
#define | MATCH_VSSSEG6E64V 0xa8007027 |
#define | MASK_VSSSEG6E64V 0xfc00707f |
#define | MATCH_VLSSEG7E64V 0xc8007007 |
#define | MASK_VLSSEG7E64V 0xfc00707f |
#define | MATCH_VSSSEG7E64V 0xc8007027 |
#define | MASK_VSSSEG7E64V 0xfc00707f |
#define | MATCH_VLSSEG8E64V 0xe8007007 |
#define | MASK_VLSSEG8E64V 0xfc00707f |
#define | MATCH_VSSSEG8E64V 0xe8007027 |
#define | MASK_VSSSEG8E64V 0xfc00707f |
#define | MATCH_VLOXSEG2EI8V 0x2c000007 |
#define | MASK_VLOXSEG2EI8V 0xfc00707f |
#define | MATCH_VSOXSEG2EI8V 0x2c000027 |
#define | MASK_VSOXSEG2EI8V 0xfc00707f |
#define | MATCH_VLOXSEG3EI8V 0x4c000007 |
#define | MASK_VLOXSEG3EI8V 0xfc00707f |
#define | MATCH_VSOXSEG3EI8V 0x4c000027 |
#define | MASK_VSOXSEG3EI8V 0xfc00707f |
#define | MATCH_VLOXSEG4EI8V 0x6c000007 |
#define | MASK_VLOXSEG4EI8V 0xfc00707f |
#define | MATCH_VSOXSEG4EI8V 0x6c000027 |
#define | MASK_VSOXSEG4EI8V 0xfc00707f |
#define | MATCH_VLOXSEG5EI8V 0x8c000007 |
#define | MASK_VLOXSEG5EI8V 0xfc00707f |
#define | MATCH_VSOXSEG5EI8V 0x8c000027 |
#define | MASK_VSOXSEG5EI8V 0xfc00707f |
#define | MATCH_VLOXSEG6EI8V 0xac000007 |
#define | MASK_VLOXSEG6EI8V 0xfc00707f |
#define | MATCH_VSOXSEG6EI8V 0xac000027 |
#define | MASK_VSOXSEG6EI8V 0xfc00707f |
#define | MATCH_VLOXSEG7EI8V 0xcc000007 |
#define | MASK_VLOXSEG7EI8V 0xfc00707f |
#define | MATCH_VSOXSEG7EI8V 0xcc000027 |
#define | MASK_VSOXSEG7EI8V 0xfc00707f |
#define | MATCH_VLOXSEG8EI8V 0xec000007 |
#define | MASK_VLOXSEG8EI8V 0xfc00707f |
#define | MATCH_VSOXSEG8EI8V 0xec000027 |
#define | MASK_VSOXSEG8EI8V 0xfc00707f |
#define | MATCH_VLUXSEG2EI8V 0x24000007 |
#define | MASK_VLUXSEG2EI8V 0xfc00707f |
#define | MATCH_VSUXSEG2EI8V 0x24000027 |
#define | MASK_VSUXSEG2EI8V 0xfc00707f |
#define | MATCH_VLUXSEG3EI8V 0x44000007 |
#define | MASK_VLUXSEG3EI8V 0xfc00707f |
#define | MATCH_VSUXSEG3EI8V 0x44000027 |
#define | MASK_VSUXSEG3EI8V 0xfc00707f |
#define | MATCH_VLUXSEG4EI8V 0x64000007 |
#define | MASK_VLUXSEG4EI8V 0xfc00707f |
#define | MATCH_VSUXSEG4EI8V 0x64000027 |
#define | MASK_VSUXSEG4EI8V 0xfc00707f |
#define | MATCH_VLUXSEG5EI8V 0x84000007 |
#define | MASK_VLUXSEG5EI8V 0xfc00707f |
#define | MATCH_VSUXSEG5EI8V 0x84000027 |
#define | MASK_VSUXSEG5EI8V 0xfc00707f |
#define | MATCH_VLUXSEG6EI8V 0xa4000007 |
#define | MASK_VLUXSEG6EI8V 0xfc00707f |
#define | MATCH_VSUXSEG6EI8V 0xa4000027 |
#define | MASK_VSUXSEG6EI8V 0xfc00707f |
#define | MATCH_VLUXSEG7EI8V 0xc4000007 |
#define | MASK_VLUXSEG7EI8V 0xfc00707f |
#define | MATCH_VSUXSEG7EI8V 0xc4000027 |
#define | MASK_VSUXSEG7EI8V 0xfc00707f |
#define | MATCH_VLUXSEG8EI8V 0xe4000007 |
#define | MASK_VLUXSEG8EI8V 0xfc00707f |
#define | MATCH_VSUXSEG8EI8V 0xe4000027 |
#define | MASK_VSUXSEG8EI8V 0xfc00707f |
#define | MATCH_VLOXSEG2EI16V 0x2c005007 |
#define | MASK_VLOXSEG2EI16V 0xfc00707f |
#define | MATCH_VSOXSEG2EI16V 0x2c005027 |
#define | MASK_VSOXSEG2EI16V 0xfc00707f |
#define | MATCH_VLOXSEG3EI16V 0x4c005007 |
#define | MASK_VLOXSEG3EI16V 0xfc00707f |
#define | MATCH_VSOXSEG3EI16V 0x4c005027 |
#define | MASK_VSOXSEG3EI16V 0xfc00707f |
#define | MATCH_VLOXSEG4EI16V 0x6c005007 |
#define | MASK_VLOXSEG4EI16V 0xfc00707f |
#define | MATCH_VSOXSEG4EI16V 0x6c005027 |
#define | MASK_VSOXSEG4EI16V 0xfc00707f |
#define | MATCH_VLOXSEG5EI16V 0x8c005007 |
#define | MASK_VLOXSEG5EI16V 0xfc00707f |
#define | MATCH_VSOXSEG5EI16V 0x8c005027 |
#define | MASK_VSOXSEG5EI16V 0xfc00707f |
#define | MATCH_VLOXSEG6EI16V 0xac005007 |
#define | MASK_VLOXSEG6EI16V 0xfc00707f |
#define | MATCH_VSOXSEG6EI16V 0xac005027 |
#define | MASK_VSOXSEG6EI16V 0xfc00707f |
#define | MATCH_VLOXSEG7EI16V 0xcc005007 |
#define | MASK_VLOXSEG7EI16V 0xfc00707f |
#define | MATCH_VSOXSEG7EI16V 0xcc005027 |
#define | MASK_VSOXSEG7EI16V 0xfc00707f |
#define | MATCH_VLOXSEG8EI16V 0xec005007 |
#define | MASK_VLOXSEG8EI16V 0xfc00707f |
#define | MATCH_VSOXSEG8EI16V 0xec005027 |
#define | MASK_VSOXSEG8EI16V 0xfc00707f |
#define | MATCH_VLUXSEG2EI16V 0x24005007 |
#define | MASK_VLUXSEG2EI16V 0xfc00707f |
#define | MATCH_VSUXSEG2EI16V 0x24005027 |
#define | MASK_VSUXSEG2EI16V 0xfc00707f |
#define | MATCH_VLUXSEG3EI16V 0x44005007 |
#define | MASK_VLUXSEG3EI16V 0xfc00707f |
#define | MATCH_VSUXSEG3EI16V 0x44005027 |
#define | MASK_VSUXSEG3EI16V 0xfc00707f |
#define | MATCH_VLUXSEG4EI16V 0x64005007 |
#define | MASK_VLUXSEG4EI16V 0xfc00707f |
#define | MATCH_VSUXSEG4EI16V 0x64005027 |
#define | MASK_VSUXSEG4EI16V 0xfc00707f |
#define | MATCH_VLUXSEG5EI16V 0x84005007 |
#define | MASK_VLUXSEG5EI16V 0xfc00707f |
#define | MATCH_VSUXSEG5EI16V 0x84005027 |
#define | MASK_VSUXSEG5EI16V 0xfc00707f |
#define | MATCH_VLUXSEG6EI16V 0xa4005007 |
#define | MASK_VLUXSEG6EI16V 0xfc00707f |
#define | MATCH_VSUXSEG6EI16V 0xa4005027 |
#define | MASK_VSUXSEG6EI16V 0xfc00707f |
#define | MATCH_VLUXSEG7EI16V 0xc4005007 |
#define | MASK_VLUXSEG7EI16V 0xfc00707f |
#define | MATCH_VSUXSEG7EI16V 0xc4005027 |
#define | MASK_VSUXSEG7EI16V 0xfc00707f |
#define | MATCH_VLUXSEG8EI16V 0xe4005007 |
#define | MASK_VLUXSEG8EI16V 0xfc00707f |
#define | MATCH_VSUXSEG8EI16V 0xe4005027 |
#define | MASK_VSUXSEG8EI16V 0xfc00707f |
#define | MATCH_VLOXSEG2EI32V 0x2c006007 |
#define | MASK_VLOXSEG2EI32V 0xfc00707f |
#define | MATCH_VSOXSEG2EI32V 0x2c006027 |
#define | MASK_VSOXSEG2EI32V 0xfc00707f |
#define | MATCH_VLOXSEG3EI32V 0x4c006007 |
#define | MASK_VLOXSEG3EI32V 0xfc00707f |
#define | MATCH_VSOXSEG3EI32V 0x4c006027 |
#define | MASK_VSOXSEG3EI32V 0xfc00707f |
#define | MATCH_VLOXSEG4EI32V 0x6c006007 |
#define | MASK_VLOXSEG4EI32V 0xfc00707f |
#define | MATCH_VSOXSEG4EI32V 0x6c006027 |
#define | MASK_VSOXSEG4EI32V 0xfc00707f |
#define | MATCH_VLOXSEG5EI32V 0x8c006007 |
#define | MASK_VLOXSEG5EI32V 0xfc00707f |
#define | MATCH_VSOXSEG5EI32V 0x8c006027 |
#define | MASK_VSOXSEG5EI32V 0xfc00707f |
#define | MATCH_VLOXSEG6EI32V 0xac006007 |
#define | MASK_VLOXSEG6EI32V 0xfc00707f |
#define | MATCH_VSOXSEG6EI32V 0xac006027 |
#define | MASK_VSOXSEG6EI32V 0xfc00707f |
#define | MATCH_VLOXSEG7EI32V 0xcc006007 |
#define | MASK_VLOXSEG7EI32V 0xfc00707f |
#define | MATCH_VSOXSEG7EI32V 0xcc006027 |
#define | MASK_VSOXSEG7EI32V 0xfc00707f |
#define | MATCH_VLOXSEG8EI32V 0xec006007 |
#define | MASK_VLOXSEG8EI32V 0xfc00707f |
#define | MATCH_VSOXSEG8EI32V 0xec006027 |
#define | MASK_VSOXSEG8EI32V 0xfc00707f |
#define | MATCH_VLUXSEG2EI32V 0x24006007 |
#define | MASK_VLUXSEG2EI32V 0xfc00707f |
#define | MATCH_VSUXSEG2EI32V 0x24006027 |
#define | MASK_VSUXSEG2EI32V 0xfc00707f |
#define | MATCH_VLUXSEG3EI32V 0x44006007 |
#define | MASK_VLUXSEG3EI32V 0xfc00707f |
#define | MATCH_VSUXSEG3EI32V 0x44006027 |
#define | MASK_VSUXSEG3EI32V 0xfc00707f |
#define | MATCH_VLUXSEG4EI32V 0x64006007 |
#define | MASK_VLUXSEG4EI32V 0xfc00707f |
#define | MATCH_VSUXSEG4EI32V 0x64006027 |
#define | MASK_VSUXSEG4EI32V 0xfc00707f |
#define | MATCH_VLUXSEG5EI32V 0x84006007 |
#define | MASK_VLUXSEG5EI32V 0xfc00707f |
#define | MATCH_VSUXSEG5EI32V 0x84006027 |
#define | MASK_VSUXSEG5EI32V 0xfc00707f |
#define | MATCH_VLUXSEG6EI32V 0xa4006007 |
#define | MASK_VLUXSEG6EI32V 0xfc00707f |
#define | MATCH_VSUXSEG6EI32V 0xa4006027 |
#define | MASK_VSUXSEG6EI32V 0xfc00707f |
#define | MATCH_VLUXSEG7EI32V 0xc4006007 |
#define | MASK_VLUXSEG7EI32V 0xfc00707f |
#define | MATCH_VSUXSEG7EI32V 0xc4006027 |
#define | MASK_VSUXSEG7EI32V 0xfc00707f |
#define | MATCH_VLUXSEG8EI32V 0xe4006007 |
#define | MASK_VLUXSEG8EI32V 0xfc00707f |
#define | MATCH_VSUXSEG8EI32V 0xe4006027 |
#define | MASK_VSUXSEG8EI32V 0xfc00707f |
#define | MATCH_VLOXSEG2EI64V 0x2c007007 |
#define | MASK_VLOXSEG2EI64V 0xfc00707f |
#define | MATCH_VSOXSEG2EI64V 0x2c007027 |
#define | MASK_VSOXSEG2EI64V 0xfc00707f |
#define | MATCH_VLOXSEG3EI64V 0x4c007007 |
#define | MASK_VLOXSEG3EI64V 0xfc00707f |
#define | MATCH_VSOXSEG3EI64V 0x4c007027 |
#define | MASK_VSOXSEG3EI64V 0xfc00707f |
#define | MATCH_VLOXSEG4EI64V 0x6c007007 |
#define | MASK_VLOXSEG4EI64V 0xfc00707f |
#define | MATCH_VSOXSEG4EI64V 0x6c007027 |
#define | MASK_VSOXSEG4EI64V 0xfc00707f |
#define | MATCH_VLOXSEG5EI64V 0x8c007007 |
#define | MASK_VLOXSEG5EI64V 0xfc00707f |
#define | MATCH_VSOXSEG5EI64V 0x8c007027 |
#define | MASK_VSOXSEG5EI64V 0xfc00707f |
#define | MATCH_VLOXSEG6EI64V 0xac007007 |
#define | MASK_VLOXSEG6EI64V 0xfc00707f |
#define | MATCH_VSOXSEG6EI64V 0xac007027 |
#define | MASK_VSOXSEG6EI64V 0xfc00707f |
#define | MATCH_VLOXSEG7EI64V 0xcc007007 |
#define | MASK_VLOXSEG7EI64V 0xfc00707f |
#define | MATCH_VSOXSEG7EI64V 0xcc007027 |
#define | MASK_VSOXSEG7EI64V 0xfc00707f |
#define | MATCH_VLOXSEG8EI64V 0xec007007 |
#define | MASK_VLOXSEG8EI64V 0xfc00707f |
#define | MATCH_VSOXSEG8EI64V 0xec007027 |
#define | MASK_VSOXSEG8EI64V 0xfc00707f |
#define | MATCH_VLUXSEG2EI64V 0x24007007 |
#define | MASK_VLUXSEG2EI64V 0xfc00707f |
#define | MATCH_VSUXSEG2EI64V 0x24007027 |
#define | MASK_VSUXSEG2EI64V 0xfc00707f |
#define | MATCH_VLUXSEG3EI64V 0x44007007 |
#define | MASK_VLUXSEG3EI64V 0xfc00707f |
#define | MATCH_VSUXSEG3EI64V 0x44007027 |
#define | MASK_VSUXSEG3EI64V 0xfc00707f |
#define | MATCH_VLUXSEG4EI64V 0x64007007 |
#define | MASK_VLUXSEG4EI64V 0xfc00707f |
#define | MATCH_VSUXSEG4EI64V 0x64007027 |
#define | MASK_VSUXSEG4EI64V 0xfc00707f |
#define | MATCH_VLUXSEG5EI64V 0x84007007 |
#define | MASK_VLUXSEG5EI64V 0xfc00707f |
#define | MATCH_VSUXSEG5EI64V 0x84007027 |
#define | MASK_VSUXSEG5EI64V 0xfc00707f |
#define | MATCH_VLUXSEG6EI64V 0xa4007007 |
#define | MASK_VLUXSEG6EI64V 0xfc00707f |
#define | MATCH_VSUXSEG6EI64V 0xa4007027 |
#define | MASK_VSUXSEG6EI64V 0xfc00707f |
#define | MATCH_VLUXSEG7EI64V 0xc4007007 |
#define | MASK_VLUXSEG7EI64V 0xfc00707f |
#define | MATCH_VSUXSEG7EI64V 0xc4007027 |
#define | MASK_VSUXSEG7EI64V 0xfc00707f |
#define | MATCH_VLUXSEG8EI64V 0xe4007007 |
#define | MASK_VLUXSEG8EI64V 0xfc00707f |
#define | MATCH_VSUXSEG8EI64V 0xe4007027 |
#define | MASK_VSUXSEG8EI64V 0xfc00707f |
#define | MATCH_VLSEG2E8FFV 0x21000007 |
#define | MASK_VLSEG2E8FFV 0xfdf0707f |
#define | MATCH_VLSEG3E8FFV 0x41000007 |
#define | MASK_VLSEG3E8FFV 0xfdf0707f |
#define | MATCH_VLSEG4E8FFV 0x61000007 |
#define | MASK_VLSEG4E8FFV 0xfdf0707f |
#define | MATCH_VLSEG5E8FFV 0x81000007 |
#define | MASK_VLSEG5E8FFV 0xfdf0707f |
#define | MATCH_VLSEG6E8FFV 0xa1000007 |
#define | MASK_VLSEG6E8FFV 0xfdf0707f |
#define | MATCH_VLSEG7E8FFV 0xc1000007 |
#define | MASK_VLSEG7E8FFV 0xfdf0707f |
#define | MATCH_VLSEG8E8FFV 0xe1000007 |
#define | MASK_VLSEG8E8FFV 0xfdf0707f |
#define | MATCH_VLSEG2E16FFV 0x21005007 |
#define | MASK_VLSEG2E16FFV 0xfdf0707f |
#define | MATCH_VLSEG3E16FFV 0x41005007 |
#define | MASK_VLSEG3E16FFV 0xfdf0707f |
#define | MATCH_VLSEG4E16FFV 0x61005007 |
#define | MASK_VLSEG4E16FFV 0xfdf0707f |
#define | MATCH_VLSEG5E16FFV 0x81005007 |
#define | MASK_VLSEG5E16FFV 0xfdf0707f |
#define | MATCH_VLSEG6E16FFV 0xa1005007 |
#define | MASK_VLSEG6E16FFV 0xfdf0707f |
#define | MATCH_VLSEG7E16FFV 0xc1005007 |
#define | MASK_VLSEG7E16FFV 0xfdf0707f |
#define | MATCH_VLSEG8E16FFV 0xe1005007 |
#define | MASK_VLSEG8E16FFV 0xfdf0707f |
#define | MATCH_VLSEG2E32FFV 0x21006007 |
#define | MASK_VLSEG2E32FFV 0xfdf0707f |
#define | MATCH_VLSEG3E32FFV 0x41006007 |
#define | MASK_VLSEG3E32FFV 0xfdf0707f |
#define | MATCH_VLSEG4E32FFV 0x61006007 |
#define | MASK_VLSEG4E32FFV 0xfdf0707f |
#define | MATCH_VLSEG5E32FFV 0x81006007 |
#define | MASK_VLSEG5E32FFV 0xfdf0707f |
#define | MATCH_VLSEG6E32FFV 0xa1006007 |
#define | MASK_VLSEG6E32FFV 0xfdf0707f |
#define | MATCH_VLSEG7E32FFV 0xc1006007 |
#define | MASK_VLSEG7E32FFV 0xfdf0707f |
#define | MATCH_VLSEG8E32FFV 0xe1006007 |
#define | MASK_VLSEG8E32FFV 0xfdf0707f |
#define | MATCH_VLSEG2E64FFV 0x21007007 |
#define | MASK_VLSEG2E64FFV 0xfdf0707f |
#define | MATCH_VLSEG3E64FFV 0x41007007 |
#define | MASK_VLSEG3E64FFV 0xfdf0707f |
#define | MATCH_VLSEG4E64FFV 0x61007007 |
#define | MASK_VLSEG4E64FFV 0xfdf0707f |
#define | MATCH_VLSEG5E64FFV 0x81007007 |
#define | MASK_VLSEG5E64FFV 0xfdf0707f |
#define | MATCH_VLSEG6E64FFV 0xa1007007 |
#define | MASK_VLSEG6E64FFV 0xfdf0707f |
#define | MATCH_VLSEG7E64FFV 0xc1007007 |
#define | MASK_VLSEG7E64FFV 0xfdf0707f |
#define | MATCH_VLSEG8E64FFV 0xe1007007 |
#define | MASK_VLSEG8E64FFV 0xfdf0707f |
#define | MATCH_VL1RE8V 0x02800007 |
#define | MASK_VL1RE8V 0xfff0707f |
#define | MATCH_VL1RE16V 0x02805007 |
#define | MASK_VL1RE16V 0xfff0707f |
#define | MATCH_VL1RE32V 0x02806007 |
#define | MASK_VL1RE32V 0xfff0707f |
#define | MATCH_VL1RE64V 0x02807007 |
#define | MASK_VL1RE64V 0xfff0707f |
#define | MATCH_VL2RE8V 0x22800007 |
#define | MASK_VL2RE8V 0xfff0707f |
#define | MATCH_VL2RE16V 0x22805007 |
#define | MASK_VL2RE16V 0xfff0707f |
#define | MATCH_VL2RE32V 0x22806007 |
#define | MASK_VL2RE32V 0xfff0707f |
#define | MATCH_VL2RE64V 0x22807007 |
#define | MASK_VL2RE64V 0xfff0707f |
#define | MATCH_VL4RE8V 0x62800007 |
#define | MASK_VL4RE8V 0xfff0707f |
#define | MATCH_VL4RE16V 0x62805007 |
#define | MASK_VL4RE16V 0xfff0707f |
#define | MATCH_VL4RE32V 0x62806007 |
#define | MASK_VL4RE32V 0xfff0707f |
#define | MATCH_VL4RE64V 0x62807007 |
#define | MASK_VL4RE64V 0xfff0707f |
#define | MATCH_VL8RE8V 0xe2800007 |
#define | MASK_VL8RE8V 0xfff0707f |
#define | MATCH_VL8RE16V 0xe2805007 |
#define | MASK_VL8RE16V 0xfff0707f |
#define | MATCH_VL8RE32V 0xe2806007 |
#define | MASK_VL8RE32V 0xfff0707f |
#define | MATCH_VL8RE64V 0xe2807007 |
#define | MASK_VL8RE64V 0xfff0707f |
#define | MATCH_VS1RV 0x02800027 |
#define | MASK_VS1RV 0xfff0707f |
#define | MATCH_VS2RV 0x22800027 |
#define | MASK_VS2RV 0xfff0707f |
#define | MATCH_VS4RV 0x62800027 |
#define | MASK_VS4RV 0xfff0707f |
#define | MATCH_VS8RV 0xe2800027 |
#define | MASK_VS8RV 0xfff0707f |
#define | MATCH_VADDVV 0x00000057 |
#define | MASK_VADDVV 0xfc00707f |
#define | MATCH_VADDVX 0x00004057 |
#define | MASK_VADDVX 0xfc00707f |
#define | MATCH_VADDVI 0x00003057 |
#define | MASK_VADDVI 0xfc00707f |
#define | MATCH_VSUBVV 0x08000057 |
#define | MASK_VSUBVV 0xfc00707f |
#define | MATCH_VSUBVX 0x08004057 |
#define | MASK_VSUBVX 0xfc00707f |
#define | MATCH_VRSUBVX 0x0c004057 |
#define | MASK_VRSUBVX 0xfc00707f |
#define | MATCH_VRSUBVI 0x0c003057 |
#define | MASK_VRSUBVI 0xfc00707f |
#define | MATCH_VWCVTXXV 0xc4006057 |
#define | MASK_VWCVTXXV 0xfc0ff07f |
#define | MATCH_VWCVTUXXV 0xc0006057 |
#define | MASK_VWCVTUXXV 0xfc0ff07f |
#define | MATCH_VWADDVV 0xc4002057 |
#define | MASK_VWADDVV 0xfc00707f |
#define | MATCH_VWADDVX 0xc4006057 |
#define | MASK_VWADDVX 0xfc00707f |
#define | MATCH_VWSUBVV 0xcc002057 |
#define | MASK_VWSUBVV 0xfc00707f |
#define | MATCH_VWSUBVX 0xcc006057 |
#define | MASK_VWSUBVX 0xfc00707f |
#define | MATCH_VWADDWV 0xd4002057 |
#define | MASK_VWADDWV 0xfc00707f |
#define | MATCH_VWADDWX 0xd4006057 |
#define | MASK_VWADDWX 0xfc00707f |
#define | MATCH_VWSUBWV 0xdc002057 |
#define | MASK_VWSUBWV 0xfc00707f |
#define | MATCH_VWSUBWX 0xdc006057 |
#define | MASK_VWSUBWX 0xfc00707f |
#define | MATCH_VWADDUVV 0xc0002057 |
#define | MASK_VWADDUVV 0xfc00707f |
#define | MATCH_VWADDUVX 0xc0006057 |
#define | MASK_VWADDUVX 0xfc00707f |
#define | MATCH_VWSUBUVV 0xc8002057 |
#define | MASK_VWSUBUVV 0xfc00707f |
#define | MATCH_VWSUBUVX 0xc8006057 |
#define | MASK_VWSUBUVX 0xfc00707f |
#define | MATCH_VWADDUWV 0xd0002057 |
#define | MASK_VWADDUWV 0xfc00707f |
#define | MATCH_VWADDUWX 0xd0006057 |
#define | MASK_VWADDUWX 0xfc00707f |
#define | MATCH_VWSUBUWV 0xd8002057 |
#define | MASK_VWSUBUWV 0xfc00707f |
#define | MATCH_VWSUBUWX 0xd8006057 |
#define | MASK_VWSUBUWX 0xfc00707f |
#define | MATCH_VZEXT_VF8 0x48012057 |
#define | MASK_VZEXT_VF8 0xfc0ff07f |
#define | MATCH_VSEXT_VF8 0x4801a057 |
#define | MASK_VSEXT_VF8 0xfc0ff07f |
#define | MATCH_VZEXT_VF4 0x48022057 |
#define | MASK_VZEXT_VF4 0xfc0ff07f |
#define | MATCH_VSEXT_VF4 0x4802a057 |
#define | MASK_VSEXT_VF4 0xfc0ff07f |
#define | MATCH_VZEXT_VF2 0x48032057 |
#define | MASK_VZEXT_VF2 0xfc0ff07f |
#define | MATCH_VSEXT_VF2 0x4803a057 |
#define | MASK_VSEXT_VF2 0xfc0ff07f |
#define | MATCH_VADCVVM 0x40000057 |
#define | MASK_VADCVVM 0xfe00707f |
#define | MATCH_VADCVXM 0x40004057 |
#define | MASK_VADCVXM 0xfe00707f |
#define | MATCH_VADCVIM 0x40003057 |
#define | MASK_VADCVIM 0xfe00707f |
#define | MATCH_VMADCVVM 0x44000057 |
#define | MASK_VMADCVVM 0xfe00707f |
#define | MATCH_VMADCVXM 0x44004057 |
#define | MASK_VMADCVXM 0xfe00707f |
#define | MATCH_VMADCVIM 0x44003057 |
#define | MASK_VMADCVIM 0xfe00707f |
#define | MATCH_VMADCVV 0x46000057 |
#define | MASK_VMADCVV 0xfe00707f |
#define | MATCH_VMADCVX 0x46004057 |
#define | MASK_VMADCVX 0xfe00707f |
#define | MATCH_VMADCVI 0x46003057 |
#define | MASK_VMADCVI 0xfe00707f |
#define | MATCH_VSBCVVM 0x48000057 |
#define | MASK_VSBCVVM 0xfe00707f |
#define | MATCH_VSBCVXM 0x48004057 |
#define | MASK_VSBCVXM 0xfe00707f |
#define | MATCH_VMSBCVVM 0x4c000057 |
#define | MASK_VMSBCVVM 0xfe00707f |
#define | MATCH_VMSBCVXM 0x4c004057 |
#define | MASK_VMSBCVXM 0xfe00707f |
#define | MATCH_VMSBCVV 0x4e000057 |
#define | MASK_VMSBCVV 0xfe00707f |
#define | MATCH_VMSBCVX 0x4e004057 |
#define | MASK_VMSBCVX 0xfe00707f |
#define | MATCH_VNOTV 0x2c0fb057 |
#define | MASK_VNOTV 0xfc0ff07f |
#define | MATCH_VANDVV 0x24000057 |
#define | MASK_VANDVV 0xfc00707f |
#define | MATCH_VANDVX 0x24004057 |
#define | MASK_VANDVX 0xfc00707f |
#define | MATCH_VANDVI 0x24003057 |
#define | MASK_VANDVI 0xfc00707f |
#define | MATCH_VORVV 0x28000057 |
#define | MASK_VORVV 0xfc00707f |
#define | MATCH_VORVX 0x28004057 |
#define | MASK_VORVX 0xfc00707f |
#define | MATCH_VORVI 0x28003057 |
#define | MASK_VORVI 0xfc00707f |
#define | MATCH_VXORVV 0x2c000057 |
#define | MASK_VXORVV 0xfc00707f |
#define | MATCH_VXORVX 0x2c004057 |
#define | MASK_VXORVX 0xfc00707f |
#define | MATCH_VXORVI 0x2c003057 |
#define | MASK_VXORVI 0xfc00707f |
#define | MATCH_VSLLVV 0x94000057 |
#define | MASK_VSLLVV 0xfc00707f |
#define | MATCH_VSLLVX 0x94004057 |
#define | MASK_VSLLVX 0xfc00707f |
#define | MATCH_VSLLVI 0x94003057 |
#define | MASK_VSLLVI 0xfc00707f |
#define | MATCH_VSRLVV 0xa0000057 |
#define | MASK_VSRLVV 0xfc00707f |
#define | MATCH_VSRLVX 0xa0004057 |
#define | MASK_VSRLVX 0xfc00707f |
#define | MATCH_VSRLVI 0xa0003057 |
#define | MASK_VSRLVI 0xfc00707f |
#define | MATCH_VSRAVV 0xa4000057 |
#define | MASK_VSRAVV 0xfc00707f |
#define | MATCH_VSRAVX 0xa4004057 |
#define | MASK_VSRAVX 0xfc00707f |
#define | MATCH_VSRAVI 0xa4003057 |
#define | MASK_VSRAVI 0xfc00707f |
#define | MATCH_VNCVTXXW 0xb0004057 |
#define | MASK_VNCVTXXW 0xfc0ff07f |
#define | MATCH_VNSRLWV 0xb0000057 |
#define | MASK_VNSRLWV 0xfc00707f |
#define | MATCH_VNSRLWX 0xb0004057 |
#define | MASK_VNSRLWX 0xfc00707f |
#define | MATCH_VNSRLWI 0xb0003057 |
#define | MASK_VNSRLWI 0xfc00707f |
#define | MATCH_VNSRAWV 0xb4000057 |
#define | MASK_VNSRAWV 0xfc00707f |
#define | MATCH_VNSRAWX 0xb4004057 |
#define | MASK_VNSRAWX 0xfc00707f |
#define | MATCH_VNSRAWI 0xb4003057 |
#define | MASK_VNSRAWI 0xfc00707f |
#define | MATCH_VMSEQVV 0x60000057 |
#define | MASK_VMSEQVV 0xfc00707f |
#define | MATCH_VMSEQVX 0x60004057 |
#define | MASK_VMSEQVX 0xfc00707f |
#define | MATCH_VMSEQVI 0x60003057 |
#define | MASK_VMSEQVI 0xfc00707f |
#define | MATCH_VMSNEVV 0x64000057 |
#define | MASK_VMSNEVV 0xfc00707f |
#define | MATCH_VMSNEVX 0x64004057 |
#define | MASK_VMSNEVX 0xfc00707f |
#define | MATCH_VMSNEVI 0x64003057 |
#define | MASK_VMSNEVI 0xfc00707f |
#define | MATCH_VMSLTVV 0x6c000057 |
#define | MASK_VMSLTVV 0xfc00707f |
#define | MATCH_VMSLTVX 0x6c004057 |
#define | MASK_VMSLTVX 0xfc00707f |
#define | MATCH_VMSLTUVV 0x68000057 |
#define | MASK_VMSLTUVV 0xfc00707f |
#define | MATCH_VMSLTUVX 0x68004057 |
#define | MASK_VMSLTUVX 0xfc00707f |
#define | MATCH_VMSLEVV 0x74000057 |
#define | MASK_VMSLEVV 0xfc00707f |
#define | MATCH_VMSLEVX 0x74004057 |
#define | MASK_VMSLEVX 0xfc00707f |
#define | MATCH_VMSLEVI 0x74003057 |
#define | MASK_VMSLEVI 0xfc00707f |
#define | MATCH_VMSLEUVV 0x70000057 |
#define | MASK_VMSLEUVV 0xfc00707f |
#define | MATCH_VMSLEUVX 0x70004057 |
#define | MASK_VMSLEUVX 0xfc00707f |
#define | MATCH_VMSLEUVI 0x70003057 |
#define | MASK_VMSLEUVI 0xfc00707f |
#define | MATCH_VMSGTVX 0x7c004057 |
#define | MASK_VMSGTVX 0xfc00707f |
#define | MATCH_VMSGTVI 0x7c003057 |
#define | MASK_VMSGTVI 0xfc00707f |
#define | MATCH_VMSGTUVX 0x78004057 |
#define | MASK_VMSGTUVX 0xfc00707f |
#define | MATCH_VMSGTUVI 0x78003057 |
#define | MASK_VMSGTUVI 0xfc00707f |
#define | MATCH_VMINVV 0x14000057 |
#define | MASK_VMINVV 0xfc00707f |
#define | MATCH_VMINVX 0x14004057 |
#define | MASK_VMINVX 0xfc00707f |
#define | MATCH_VMAXVV 0x1c000057 |
#define | MASK_VMAXVV 0xfc00707f |
#define | MATCH_VMAXVX 0x1c004057 |
#define | MASK_VMAXVX 0xfc00707f |
#define | MATCH_VMINUVV 0x10000057 |
#define | MASK_VMINUVV 0xfc00707f |
#define | MATCH_VMINUVX 0x10004057 |
#define | MASK_VMINUVX 0xfc00707f |
#define | MATCH_VMAXUVV 0x18000057 |
#define | MASK_VMAXUVV 0xfc00707f |
#define | MATCH_VMAXUVX 0x18004057 |
#define | MASK_VMAXUVX 0xfc00707f |
#define | MATCH_VMULVV 0x94002057 |
#define | MASK_VMULVV 0xfc00707f |
#define | MATCH_VMULVX 0x94006057 |
#define | MASK_VMULVX 0xfc00707f |
#define | MATCH_VMULHVV 0x9c002057 |
#define | MASK_VMULHVV 0xfc00707f |
#define | MATCH_VMULHVX 0x9c006057 |
#define | MASK_VMULHVX 0xfc00707f |
#define | MATCH_VMULHUVV 0x90002057 |
#define | MASK_VMULHUVV 0xfc00707f |
#define | MATCH_VMULHUVX 0x90006057 |
#define | MASK_VMULHUVX 0xfc00707f |
#define | MATCH_VMULHSUVV 0x98002057 |
#define | MASK_VMULHSUVV 0xfc00707f |
#define | MATCH_VMULHSUVX 0x98006057 |
#define | MASK_VMULHSUVX 0xfc00707f |
#define | MATCH_VWMULVV 0xec002057 |
#define | MASK_VWMULVV 0xfc00707f |
#define | MATCH_VWMULVX 0xec006057 |
#define | MASK_VWMULVX 0xfc00707f |
#define | MATCH_VWMULUVV 0xe0002057 |
#define | MASK_VWMULUVV 0xfc00707f |
#define | MATCH_VWMULUVX 0xe0006057 |
#define | MASK_VWMULUVX 0xfc00707f |
#define | MATCH_VWMULSUVV 0xe8002057 |
#define | MASK_VWMULSUVV 0xfc00707f |
#define | MATCH_VWMULSUVX 0xe8006057 |
#define | MASK_VWMULSUVX 0xfc00707f |
#define | MATCH_VMACCVV 0xb4002057 |
#define | MASK_VMACCVV 0xfc00707f |
#define | MATCH_VMACCVX 0xb4006057 |
#define | MASK_VMACCVX 0xfc00707f |
#define | MATCH_VNMSACVV 0xbc002057 |
#define | MASK_VNMSACVV 0xfc00707f |
#define | MATCH_VNMSACVX 0xbc006057 |
#define | MASK_VNMSACVX 0xfc00707f |
#define | MATCH_VMADDVV 0xa4002057 |
#define | MASK_VMADDVV 0xfc00707f |
#define | MATCH_VMADDVX 0xa4006057 |
#define | MASK_VMADDVX 0xfc00707f |
#define | MATCH_VNMSUBVV 0xac002057 |
#define | MASK_VNMSUBVV 0xfc00707f |
#define | MATCH_VNMSUBVX 0xac006057 |
#define | MASK_VNMSUBVX 0xfc00707f |
#define | MATCH_VWMACCUVV 0xf0002057 |
#define | MASK_VWMACCUVV 0xfc00707f |
#define | MATCH_VWMACCUVX 0xf0006057 |
#define | MASK_VWMACCUVX 0xfc00707f |
#define | MATCH_VWMACCVV 0xf4002057 |
#define | MASK_VWMACCVV 0xfc00707f |
#define | MATCH_VWMACCVX 0xf4006057 |
#define | MASK_VWMACCVX 0xfc00707f |
#define | MATCH_VWMACCSUVV 0xfc002057 |
#define | MASK_VWMACCSUVV 0xfc00707f |
#define | MATCH_VWMACCSUVX 0xfc006057 |
#define | MASK_VWMACCSUVX 0xfc00707f |
#define | MATCH_VWMACCUSVX 0xf8006057 |
#define | MASK_VWMACCUSVX 0xfc00707f |
#define | MATCH_VQMACCUVV 0xf0000057 |
#define | MASK_VQMACCUVV 0xfc00707f |
#define | MATCH_VQMACCUVX 0xf0004057 |
#define | MASK_VQMACCUVX 0xfc00707f |
#define | MATCH_VQMACCVV 0xf4000057 |
#define | MASK_VQMACCVV 0xfc00707f |
#define | MATCH_VQMACCVX 0xf4004057 |
#define | MASK_VQMACCVX 0xfc00707f |
#define | MATCH_VQMACCSUVV 0xfc000057 |
#define | MASK_VQMACCSUVV 0xfc00707f |
#define | MATCH_VQMACCSUVX 0xfc004057 |
#define | MASK_VQMACCSUVX 0xfc00707f |
#define | MATCH_VQMACCUSVX 0xf8004057 |
#define | MASK_VQMACCUSVX 0xfc00707f |
#define | MATCH_VDIVVV 0x84002057 |
#define | MASK_VDIVVV 0xfc00707f |
#define | MATCH_VDIVVX 0x84006057 |
#define | MASK_VDIVVX 0xfc00707f |
#define | MATCH_VDIVUVV 0x80002057 |
#define | MASK_VDIVUVV 0xfc00707f |
#define | MATCH_VDIVUVX 0x80006057 |
#define | MASK_VDIVUVX 0xfc00707f |
#define | MATCH_VREMVV 0x8c002057 |
#define | MASK_VREMVV 0xfc00707f |
#define | MATCH_VREMVX 0x8c006057 |
#define | MASK_VREMVX 0xfc00707f |
#define | MATCH_VREMUVV 0x88002057 |
#define | MASK_VREMUVV 0xfc00707f |
#define | MATCH_VREMUVX 0x88006057 |
#define | MASK_VREMUVX 0xfc00707f |
#define | MATCH_VMERGEVVM 0x5c000057 |
#define | MASK_VMERGEVVM 0xfe00707f |
#define | MATCH_VMERGEVXM 0x5c004057 |
#define | MASK_VMERGEVXM 0xfe00707f |
#define | MATCH_VMERGEVIM 0x5c003057 |
#define | MASK_VMERGEVIM 0xfe00707f |
#define | MATCH_VMVVV 0x5e000057 |
#define | MASK_VMVVV 0xfff0707f |
#define | MATCH_VMVVX 0x5e004057 |
#define | MASK_VMVVX 0xfff0707f |
#define | MATCH_VMVVI 0x5e003057 |
#define | MASK_VMVVI 0xfff0707f |
#define | MATCH_VSADDUVV 0x80000057 |
#define | MASK_VSADDUVV 0xfc00707f |
#define | MATCH_VSADDUVX 0x80004057 |
#define | MASK_VSADDUVX 0xfc00707f |
#define | MATCH_VSADDUVI 0x80003057 |
#define | MASK_VSADDUVI 0xfc00707f |
#define | MATCH_VSADDVV 0x84000057 |
#define | MASK_VSADDVV 0xfc00707f |
#define | MATCH_VSADDVX 0x84004057 |
#define | MASK_VSADDVX 0xfc00707f |
#define | MATCH_VSADDVI 0x84003057 |
#define | MASK_VSADDVI 0xfc00707f |
#define | MATCH_VSSUBUVV 0x88000057 |
#define | MASK_VSSUBUVV 0xfc00707f |
#define | MATCH_VSSUBUVX 0x88004057 |
#define | MASK_VSSUBUVX 0xfc00707f |
#define | MATCH_VSSUBVV 0x8c000057 |
#define | MASK_VSSUBVV 0xfc00707f |
#define | MATCH_VSSUBVX 0x8c004057 |
#define | MASK_VSSUBVX 0xfc00707f |
#define | MATCH_VAADDUVV 0x20002057 |
#define | MASK_VAADDUVV 0xfc00707f |
#define | MATCH_VAADDUVX 0x20006057 |
#define | MASK_VAADDUVX 0xfc00707f |
#define | MATCH_VAADDVV 0x24002057 |
#define | MASK_VAADDVV 0xfc00707f |
#define | MATCH_VAADDVX 0x24006057 |
#define | MASK_VAADDVX 0xfc00707f |
#define | MATCH_VASUBUVV 0x28002057 |
#define | MASK_VASUBUVV 0xfc00707f |
#define | MATCH_VASUBUVX 0x28006057 |
#define | MASK_VASUBUVX 0xfc00707f |
#define | MATCH_VASUBVV 0x2c002057 |
#define | MASK_VASUBVV 0xfc00707f |
#define | MATCH_VASUBVX 0x2c006057 |
#define | MASK_VASUBVX 0xfc00707f |
#define | MATCH_VSMULVV 0x9c000057 |
#define | MASK_VSMULVV 0xfc00707f |
#define | MATCH_VSMULVX 0x9c004057 |
#define | MASK_VSMULVX 0xfc00707f |
#define | MATCH_VSSRLVV 0xa8000057 |
#define | MASK_VSSRLVV 0xfc00707f |
#define | MATCH_VSSRLVX 0xa8004057 |
#define | MASK_VSSRLVX 0xfc00707f |
#define | MATCH_VSSRLVI 0xa8003057 |
#define | MASK_VSSRLVI 0xfc00707f |
#define | MATCH_VSSRAVV 0xac000057 |
#define | MASK_VSSRAVV 0xfc00707f |
#define | MATCH_VSSRAVX 0xac004057 |
#define | MASK_VSSRAVX 0xfc00707f |
#define | MATCH_VSSRAVI 0xac003057 |
#define | MASK_VSSRAVI 0xfc00707f |
#define | MATCH_VNCLIPUWV 0xb8000057 |
#define | MASK_VNCLIPUWV 0xfc00707f |
#define | MATCH_VNCLIPUWX 0xb8004057 |
#define | MASK_VNCLIPUWX 0xfc00707f |
#define | MATCH_VNCLIPUWI 0xb8003057 |
#define | MASK_VNCLIPUWI 0xfc00707f |
#define | MATCH_VNCLIPWV 0xbc000057 |
#define | MASK_VNCLIPWV 0xfc00707f |
#define | MATCH_VNCLIPWX 0xbc004057 |
#define | MASK_VNCLIPWX 0xfc00707f |
#define | MATCH_VNCLIPWI 0xbc003057 |
#define | MASK_VNCLIPWI 0xfc00707f |
#define | MATCH_VFADDVV 0x00001057 |
#define | MASK_VFADDVV 0xfc00707f |
#define | MATCH_VFADDVF 0x00005057 |
#define | MASK_VFADDVF 0xfc00707f |
#define | MATCH_VFSUBVV 0x08001057 |
#define | MASK_VFSUBVV 0xfc00707f |
#define | MATCH_VFSUBVF 0x08005057 |
#define | MASK_VFSUBVF 0xfc00707f |
#define | MATCH_VFRSUBVF 0x9c005057 |
#define | MASK_VFRSUBVF 0xfc00707f |
#define | MATCH_VFWADDVV 0xc0001057 |
#define | MASK_VFWADDVV 0xfc00707f |
#define | MATCH_VFWADDVF 0xc0005057 |
#define | MASK_VFWADDVF 0xfc00707f |
#define | MATCH_VFWSUBVV 0xc8001057 |
#define | MASK_VFWSUBVV 0xfc00707f |
#define | MATCH_VFWSUBVF 0xc8005057 |
#define | MASK_VFWSUBVF 0xfc00707f |
#define | MATCH_VFWADDWV 0xd0001057 |
#define | MASK_VFWADDWV 0xfc00707f |
#define | MATCH_VFWADDWF 0xd0005057 |
#define | MASK_VFWADDWF 0xfc00707f |
#define | MATCH_VFWSUBWV 0xd8001057 |
#define | MASK_VFWSUBWV 0xfc00707f |
#define | MATCH_VFWSUBWF 0xd8005057 |
#define | MASK_VFWSUBWF 0xfc00707f |
#define | MATCH_VFMULVV 0x90001057 |
#define | MASK_VFMULVV 0xfc00707f |
#define | MATCH_VFMULVF 0x90005057 |
#define | MASK_VFMULVF 0xfc00707f |
#define | MATCH_VFDIVVV 0x80001057 |
#define | MASK_VFDIVVV 0xfc00707f |
#define | MATCH_VFDIVVF 0x80005057 |
#define | MASK_VFDIVVF 0xfc00707f |
#define | MATCH_VFRDIVVF 0x84005057 |
#define | MASK_VFRDIVVF 0xfc00707f |
#define | MATCH_VFWMULVV 0xe0001057 |
#define | MASK_VFWMULVV 0xfc00707f |
#define | MATCH_VFWMULVF 0xe0005057 |
#define | MASK_VFWMULVF 0xfc00707f |
#define | MATCH_VFMADDVV 0xa0001057 |
#define | MASK_VFMADDVV 0xfc00707f |
#define | MATCH_VFMADDVF 0xa0005057 |
#define | MASK_VFMADDVF 0xfc00707f |
#define | MATCH_VFNMADDVV 0xa4001057 |
#define | MASK_VFNMADDVV 0xfc00707f |
#define | MATCH_VFNMADDVF 0xa4005057 |
#define | MASK_VFNMADDVF 0xfc00707f |
#define | MATCH_VFMSUBVV 0xa8001057 |
#define | MASK_VFMSUBVV 0xfc00707f |
#define | MATCH_VFMSUBVF 0xa8005057 |
#define | MASK_VFMSUBVF 0xfc00707f |
#define | MATCH_VFNMSUBVV 0xac001057 |
#define | MASK_VFNMSUBVV 0xfc00707f |
#define | MATCH_VFNMSUBVF 0xac005057 |
#define | MASK_VFNMSUBVF 0xfc00707f |
#define | MATCH_VFMACCVV 0xb0001057 |
#define | MASK_VFMACCVV 0xfc00707f |
#define | MATCH_VFMACCVF 0xb0005057 |
#define | MASK_VFMACCVF 0xfc00707f |
#define | MATCH_VFNMACCVV 0xb4001057 |
#define | MASK_VFNMACCVV 0xfc00707f |
#define | MATCH_VFNMACCVF 0xb4005057 |
#define | MASK_VFNMACCVF 0xfc00707f |
#define | MATCH_VFMSACVV 0xb8001057 |
#define | MASK_VFMSACVV 0xfc00707f |
#define | MATCH_VFMSACVF 0xb8005057 |
#define | MASK_VFMSACVF 0xfc00707f |
#define | MATCH_VFNMSACVV 0xbc001057 |
#define | MASK_VFNMSACVV 0xfc00707f |
#define | MATCH_VFNMSACVF 0xbc005057 |
#define | MASK_VFNMSACVF 0xfc00707f |
#define | MATCH_VFWMACCVV 0xf0001057 |
#define | MASK_VFWMACCVV 0xfc00707f |
#define | MATCH_VFWMACCVF 0xf0005057 |
#define | MASK_VFWMACCVF 0xfc00707f |
#define | MATCH_VFWNMACCVV 0xf4001057 |
#define | MASK_VFWNMACCVV 0xfc00707f |
#define | MATCH_VFWNMACCVF 0xf4005057 |
#define | MASK_VFWNMACCVF 0xfc00707f |
#define | MATCH_VFWMSACVV 0xf8001057 |
#define | MASK_VFWMSACVV 0xfc00707f |
#define | MATCH_VFWMSACVF 0xf8005057 |
#define | MASK_VFWMSACVF 0xfc00707f |
#define | MATCH_VFWNMSACVV 0xfc001057 |
#define | MASK_VFWNMSACVV 0xfc00707f |
#define | MATCH_VFWNMSACVF 0xfc005057 |
#define | MASK_VFWNMSACVF 0xfc00707f |
#define | MATCH_VFSQRTV 0x4c001057 |
#define | MASK_VFSQRTV 0xfc0ff07f |
#define | MATCH_VFRSQRT7V 0x4c021057 |
#define | MASK_VFRSQRT7V 0xfc0ff07f |
#define | MATCH_VFREC7V 0x4c029057 |
#define | MASK_VFREC7V 0xfc0ff07f |
#define | MATCH_VFCLASSV 0x4c081057 |
#define | MASK_VFCLASSV 0xfc0ff07f |
#define | MATCH_VFMINVV 0x10001057 |
#define | MASK_VFMINVV 0xfc00707f |
#define | MATCH_VFMINVF 0x10005057 |
#define | MASK_VFMINVF 0xfc00707f |
#define | MATCH_VFMAXVV 0x18001057 |
#define | MASK_VFMAXVV 0xfc00707f |
#define | MATCH_VFMAXVF 0x18005057 |
#define | MASK_VFMAXVF 0xfc00707f |
#define | MATCH_VFSGNJVV 0x20001057 |
#define | MASK_VFSGNJVV 0xfc00707f |
#define | MATCH_VFSGNJVF 0x20005057 |
#define | MASK_VFSGNJVF 0xfc00707f |
#define | MATCH_VFSGNJNVV 0x24001057 |
#define | MASK_VFSGNJNVV 0xfc00707f |
#define | MATCH_VFSGNJNVF 0x24005057 |
#define | MASK_VFSGNJNVF 0xfc00707f |
#define | MATCH_VFSGNJXVV 0x28001057 |
#define | MASK_VFSGNJXVV 0xfc00707f |
#define | MATCH_VFSGNJXVF 0x28005057 |
#define | MASK_VFSGNJXVF 0xfc00707f |
#define | MATCH_VMFEQVV 0x60001057 |
#define | MASK_VMFEQVV 0xfc00707f |
#define | MATCH_VMFEQVF 0x60005057 |
#define | MASK_VMFEQVF 0xfc00707f |
#define | MATCH_VMFNEVV 0x70001057 |
#define | MASK_VMFNEVV 0xfc00707f |
#define | MATCH_VMFNEVF 0x70005057 |
#define | MASK_VMFNEVF 0xfc00707f |
#define | MATCH_VMFLTVV 0x6c001057 |
#define | MASK_VMFLTVV 0xfc00707f |
#define | MATCH_VMFLTVF 0x6c005057 |
#define | MASK_VMFLTVF 0xfc00707f |
#define | MATCH_VMFLEVV 0x64001057 |
#define | MASK_VMFLEVV 0xfc00707f |
#define | MATCH_VMFLEVF 0x64005057 |
#define | MASK_VMFLEVF 0xfc00707f |
#define | MATCH_VMFGTVF 0x74005057 |
#define | MASK_VMFGTVF 0xfc00707f |
#define | MATCH_VMFGEVF 0x7c005057 |
#define | MASK_VMFGEVF 0xfc00707f |
#define | MATCH_VFMERGEVFM 0x5c005057 |
#define | MASK_VFMERGEVFM 0xfe00707f |
#define | MATCH_VFMVVF 0x5e005057 |
#define | MASK_VFMVVF 0xfff0707f |
#define | MATCH_VFCVTXUFV 0x48001057 |
#define | MASK_VFCVTXUFV 0xfc0ff07f |
#define | MATCH_VFCVTXFV 0x48009057 |
#define | MASK_VFCVTXFV 0xfc0ff07f |
#define | MATCH_VFCVTFXUV 0x48011057 |
#define | MASK_VFCVTFXUV 0xfc0ff07f |
#define | MATCH_VFCVTFXV 0x48019057 |
#define | MASK_VFCVTFXV 0xfc0ff07f |
#define | MATCH_VFCVTRTZXUFV 0x48031057 |
#define | MASK_VFCVTRTZXUFV 0xfc0ff07f |
#define | MATCH_VFCVTRTZXFV 0x48039057 |
#define | MASK_VFCVTRTZXFV 0xfc0ff07f |
#define | MATCH_VFWCVTXUFV 0x48041057 |
#define | MASK_VFWCVTXUFV 0xfc0ff07f |
#define | MATCH_VFWCVTXFV 0x48049057 |
#define | MASK_VFWCVTXFV 0xfc0ff07f |
#define | MATCH_VFWCVTFXUV 0x48051057 |
#define | MASK_VFWCVTFXUV 0xfc0ff07f |
#define | MATCH_VFWCVTFXV 0x48059057 |
#define | MASK_VFWCVTFXV 0xfc0ff07f |
#define | MATCH_VFWCVTFFV 0x48061057 |
#define | MASK_VFWCVTFFV 0xfc0ff07f |
#define | MATCH_VFWCVTRTZXUFV 0x48071057 |
#define | MASK_VFWCVTRTZXUFV 0xfc0ff07f |
#define | MATCH_VFWCVTRTZXFV 0x48079057 |
#define | MASK_VFWCVTRTZXFV 0xfc0ff07f |
#define | MATCH_VFNCVTXUFW 0x48081057 |
#define | MASK_VFNCVTXUFW 0xfc0ff07f |
#define | MATCH_VFNCVTXFW 0x48089057 |
#define | MASK_VFNCVTXFW 0xfc0ff07f |
#define | MATCH_VFNCVTFXUW 0x48091057 |
#define | MASK_VFNCVTFXUW 0xfc0ff07f |
#define | MATCH_VFNCVTFXW 0x48099057 |
#define | MASK_VFNCVTFXW 0xfc0ff07f |
#define | MATCH_VFNCVTFFW 0x480a1057 |
#define | MASK_VFNCVTFFW 0xfc0ff07f |
#define | MATCH_VFNCVTRODFFW 0x480a9057 |
#define | MASK_VFNCVTRODFFW 0xfc0ff07f |
#define | MATCH_VFNCVTRTZXUFW 0x480b1057 |
#define | MASK_VFNCVTRTZXUFW 0xfc0ff07f |
#define | MATCH_VFNCVTRTZXFW 0x480b9057 |
#define | MASK_VFNCVTRTZXFW 0xfc0ff07f |
#define | MATCH_VREDSUMVS 0x00002057 |
#define | MASK_VREDSUMVS 0xfc00707f |
#define | MATCH_VREDMAXVS 0x1c002057 |
#define | MASK_VREDMAXVS 0xfc00707f |
#define | MATCH_VREDMAXUVS 0x18002057 |
#define | MASK_VREDMAXUVS 0xfc00707f |
#define | MATCH_VREDMINVS 0x14002057 |
#define | MASK_VREDMINVS 0xfc00707f |
#define | MATCH_VREDMINUVS 0x10002057 |
#define | MASK_VREDMINUVS 0xfc00707f |
#define | MATCH_VREDANDVS 0x04002057 |
#define | MASK_VREDANDVS 0xfc00707f |
#define | MATCH_VREDORVS 0x08002057 |
#define | MASK_VREDORVS 0xfc00707f |
#define | MATCH_VREDXORVS 0x0c002057 |
#define | MASK_VREDXORVS 0xfc00707f |
#define | MATCH_VWREDSUMUVS 0xc0000057 |
#define | MASK_VWREDSUMUVS 0xfc00707f |
#define | MATCH_VWREDSUMVS 0xc4000057 |
#define | MASK_VWREDSUMVS 0xfc00707f |
#define | MATCH_VFREDOSUMVS 0x0c001057 |
#define | MASK_VFREDOSUMVS 0xfc00707f |
#define | MATCH_VFREDUSUMVS 0x04001057 |
#define | MASK_VFREDUSUMVS 0xfc00707f |
#define | MATCH_VFREDMAXVS 0x1c001057 |
#define | MASK_VFREDMAXVS 0xfc00707f |
#define | MATCH_VFREDMINVS 0x14001057 |
#define | MASK_VFREDMINVS 0xfc00707f |
#define | MATCH_VFWREDOSUMVS 0xcc001057 |
#define | MASK_VFWREDOSUMVS 0xfc00707f |
#define | MATCH_VFWREDUSUMVS 0xc4001057 |
#define | MASK_VFWREDUSUMVS 0xfc00707f |
#define | MATCH_VMANDMM 0x66002057 |
#define | MASK_VMANDMM 0xfe00707f |
#define | MATCH_VMNANDMM 0x76002057 |
#define | MASK_VMNANDMM 0xfe00707f |
#define | MATCH_VMANDNMM 0x62002057 |
#define | MASK_VMANDNMM 0xfe00707f |
#define | MATCH_VMXORMM 0x6e002057 |
#define | MASK_VMXORMM 0xfe00707f |
#define | MATCH_VMORMM 0x6a002057 |
#define | MASK_VMORMM 0xfe00707f |
#define | MATCH_VMNORMM 0x7a002057 |
#define | MASK_VMNORMM 0xfe00707f |
#define | MATCH_VMORNMM 0x72002057 |
#define | MASK_VMORNMM 0xfe00707f |
#define | MATCH_VMXNORMM 0x7e002057 |
#define | MASK_VMXNORMM 0xfe00707f |
#define | MATCH_VCPOPM 0x40082057 |
#define | MASK_VCPOPM 0xfc0ff07f |
#define | MATCH_VFIRSTM 0x4008a057 |
#define | MASK_VFIRSTM 0xfc0ff07f |
#define | MATCH_VMSBFM 0x5000a057 |
#define | MASK_VMSBFM 0xfc0ff07f |
#define | MATCH_VMSIFM 0x5001a057 |
#define | MASK_VMSIFM 0xfc0ff07f |
#define | MATCH_VMSOFM 0x50012057 |
#define | MASK_VMSOFM 0xfc0ff07f |
#define | MATCH_VIOTAM 0x50082057 |
#define | MASK_VIOTAM 0xfc0ff07f |
#define | MATCH_VIDV 0x5008a057 |
#define | MASK_VIDV 0xfdfff07f |
#define | MATCH_VMVXS 0x42002057 |
#define | MASK_VMVXS 0xfe0ff07f |
#define | MATCH_VMVSX 0x42006057 |
#define | MASK_VMVSX 0xfff0707f |
#define | MATCH_VFMVFS 0x42001057 |
#define | MASK_VFMVFS 0xfe0ff07f |
#define | MATCH_VFMVSF 0x42005057 |
#define | MASK_VFMVSF 0xfff0707f |
#define | MATCH_VSLIDEUPVX 0x38004057 |
#define | MASK_VSLIDEUPVX 0xfc00707f |
#define | MATCH_VSLIDEUPVI 0x38003057 |
#define | MASK_VSLIDEUPVI 0xfc00707f |
#define | MATCH_VSLIDEDOWNVX 0x3c004057 |
#define | MASK_VSLIDEDOWNVX 0xfc00707f |
#define | MATCH_VSLIDEDOWNVI 0x3c003057 |
#define | MASK_VSLIDEDOWNVI 0xfc00707f |
#define | MATCH_VSLIDE1UPVX 0x38006057 |
#define | MASK_VSLIDE1UPVX 0xfc00707f |
#define | MATCH_VSLIDE1DOWNVX 0x3c006057 |
#define | MASK_VSLIDE1DOWNVX 0xfc00707f |
#define | MATCH_VFSLIDE1UPVF 0x38005057 |
#define | MASK_VFSLIDE1UPVF 0xfc00707f |
#define | MATCH_VFSLIDE1DOWNVF 0x3c005057 |
#define | MASK_VFSLIDE1DOWNVF 0xfc00707f |
#define | MATCH_VRGATHERVV 0x30000057 |
#define | MASK_VRGATHERVV 0xfc00707f |
#define | MATCH_VRGATHERVX 0x30004057 |
#define | MASK_VRGATHERVX 0xfc00707f |
#define | MATCH_VRGATHERVI 0x30003057 |
#define | MASK_VRGATHERVI 0xfc00707f |
#define | MATCH_VRGATHEREI16VV 0x38000057 |
#define | MASK_VRGATHEREI16VV 0xfc00707f |
#define | MATCH_VCOMPRESSVM 0x5e002057 |
#define | MASK_VCOMPRESSVM 0xfe00707f |
#define | MATCH_VMV1RV 0x9e003057 |
#define | MASK_VMV1RV 0xfe0ff07f |
#define | MATCH_VMV2RV 0x9e00b057 |
#define | MASK_VMV2RV 0xfe0ff07f |
#define | MATCH_VMV4RV 0x9e01b057 |
#define | MASK_VMV4RV 0xfe0ff07f |
#define | MATCH_VMV8RV 0x9e03b057 |
#define | MASK_VMV8RV 0xfe0ff07f |
#define | MATCH_VDOTVV 0xe4000057 |
#define | MASK_VDOTVV 0xfc00707f |
#define | MATCH_VDOTUVV 0xe0000057 |
#define | MASK_VDOTUVV 0xfc00707f |
#define | MATCH_VFDOTVV 0xe4001057 |
#define | MASK_VFDOTVV 0xfc00707f |
#define | MATCH_VANDN_VV 0x4000057 |
#define | MASK_VANDN_VV 0xfc00707f |
#define | MATCH_VANDN_VX 0x4004057 |
#define | MASK_VANDN_VX 0xfc00707f |
#define | MATCH_VBREV8_V 0x48042057 |
#define | MASK_VBREV8_V 0xfc0ff07f |
#define | MATCH_VBREV_V 0x48052057 |
#define | MASK_VBREV_V 0xfc0ff07f |
#define | MATCH_VCLZ_V 0x48062057 |
#define | MASK_VCLZ_V 0xfc0ff07f |
#define | MATCH_VCPOP_V 0x48072057 |
#define | MASK_VCPOP_V 0xfc0ff07f |
#define | MATCH_VCTZ_V 0x4806a057 |
#define | MASK_VCTZ_V 0xfc0ff07f |
#define | MATCH_VREV8_V 0x4804a057 |
#define | MASK_VREV8_V 0xfc0ff07f |
#define | MATCH_VROL_VV 0x54000057 |
#define | MASK_VROL_VV 0xfc00707f |
#define | MATCH_VROL_VX 0x54004057 |
#define | MASK_VROL_VX 0xfc00707f |
#define | MATCH_VROR_VI 0x50003057 |
#define | MASK_VROR_VI 0xf800707f |
#define | MATCH_VROR_VV 0x50000057 |
#define | MASK_VROR_VV 0xfc00707f |
#define | MATCH_VROR_VX 0x50004057 |
#define | MASK_VROR_VX 0xfc00707f |
#define | MATCH_VWSLL_VI 0xd4003057 |
#define | MASK_VWSLL_VI 0xfc00707f |
#define | MATCH_VWSLL_VV 0xd4000057 |
#define | MASK_VWSLL_VV 0xfc00707f |
#define | MATCH_VWSLL_VX 0xd4004057 |
#define | MASK_VWSLL_VX 0xfc00707f |
#define | MATCH_VCLMUL_VV 0x30002057 |
#define | MASK_VCLMUL_VV 0xfc00707f |
#define | MATCH_VCLMUL_VX 0x30006057 |
#define | MASK_VCLMUL_VX 0xfc00707f |
#define | MATCH_VCLMULH_VV 0x34002057 |
#define | MASK_VCLMULH_VV 0xfc00707f |
#define | MATCH_VCLMULH_VX 0x34006057 |
#define | MASK_VCLMULH_VX 0xfc00707f |
#define | MATCH_VGHSH_VV 0xb2002077 |
#define | MASK_VGHSH_VV 0xfe00707f |
#define | MATCH_VGMUL_VV 0xa208a077 |
#define | MASK_VGMUL_VV 0xfe0ff07f |
#define | MATCH_VAESDF_VS 0xa600a077 |
#define | MASK_VAESDF_VS 0xfe0ff07f |
#define | MATCH_VAESDF_VV 0xa200a077 |
#define | MASK_VAESDF_VV 0xfe0ff07f |
#define | MATCH_VAESDM_VS 0xa6002077 |
#define | MASK_VAESDM_VS 0xfe0ff07f |
#define | MATCH_VAESDM_VV 0xa2002077 |
#define | MASK_VAESDM_VV 0xfe0ff07f |
#define | MATCH_VAESEF_VS 0xa601a077 |
#define | MASK_VAESEF_VS 0xfe0ff07f |
#define | MATCH_VAESEF_VV 0xa201a077 |
#define | MASK_VAESEF_VV 0xfe0ff07f |
#define | MATCH_VAESEM_VS 0xa6012077 |
#define | MASK_VAESEM_VS 0xfe0ff07f |
#define | MATCH_VAESEM_VV 0xa2012077 |
#define | MASK_VAESEM_VV 0xfe0ff07f |
#define | MATCH_VAESKF1_VI 0x8a002077 |
#define | MASK_VAESKF1_VI 0xfe00707f |
#define | MATCH_VAESKF2_VI 0xaa002077 |
#define | MASK_VAESKF2_VI 0xfe00707f |
#define | MATCH_VAESZ_VS 0xa603a077 |
#define | MASK_VAESZ_VS 0xfe0ff07f |
#define | MATCH_VSHA2CH_VV 0xba002077 |
#define | MASK_VSHA2CH_VV 0xfe00707f |
#define | MATCH_VSHA2CL_VV 0xbe002077 |
#define | MASK_VSHA2CL_VV 0xfe00707f |
#define | MATCH_VSHA2MS_VV 0xb6002077 |
#define | MASK_VSHA2MS_VV 0xfe00707f |
#define | MATCH_VSM4K_VI 0x86002077 |
#define | MASK_VSM4K_VI 0xfe00707f |
#define | MATCH_VSM4R_VS 0xa6082077 |
#define | MASK_VSM4R_VS 0xfe0ff07f |
#define | MATCH_VSM4R_VV 0xa2082077 |
#define | MASK_VSM4R_VV 0xfe0ff07f |
#define | MATCH_VSM3C_VI 0xae002077 |
#define | MASK_VSM3C_VI 0xfe00707f |
#define | MATCH_VSM3ME_VV 0x82002077 |
#define | MASK_VSM3ME_VV 0xfe00707f |
#define | MATCH_C_LBU 0x8000 |
#define | MASK_C_LBU 0xfc03 |
#define | MATCH_C_LHU 0x8400 |
#define | MASK_C_LHU 0xfc43 |
#define | MATCH_C_LH 0x8440 |
#define | MASK_C_LH 0xfc43 |
#define | MATCH_C_SB 0x8800 |
#define | MASK_C_SB 0xfc03 |
#define | MATCH_C_SH 0x8c00 |
#define | MASK_C_SH 0xfc43 |
#define | MATCH_C_ZEXT_B 0x9c61 |
#define | MASK_C_ZEXT_B 0xfc7f |
#define | MATCH_C_SEXT_B 0x9c65 |
#define | MASK_C_SEXT_B 0xfc7f |
#define | MATCH_C_ZEXT_H 0x9c69 |
#define | MASK_C_ZEXT_H 0xfc7f |
#define | MATCH_C_SEXT_H 0x9c6d |
#define | MASK_C_SEXT_H 0xfc7f |
#define | MATCH_C_ZEXT_W 0x9c71 |
#define | MASK_C_ZEXT_W 0xfc7f |
#define | MATCH_C_NOT 0x9c75 |
#define | MASK_C_NOT 0xfc7f |
#define | MATCH_C_MUL 0x9c41 |
#define | MASK_C_MUL 0xfc63 |
#define | MATCH_SINVAL_VMA 0x16000073 |
#define | MASK_SINVAL_VMA 0xfe007fff |
#define | MATCH_SFENCE_W_INVAL 0x18000073 |
#define | MASK_SFENCE_W_INVAL 0xffffffff |
#define | MATCH_SFENCE_INVAL_IR 0x18100073 |
#define | MASK_SFENCE_INVAL_IR 0xffffffff |
#define | MATCH_HINVAL_VVMA 0x26000073 |
#define | MASK_HINVAL_VVMA 0xfe007fff |
#define | MATCH_HINVAL_GVMA 0x66000073 |
#define | MASK_HINVAL_GVMA 0xfe007fff |
#define | MATCH_HFENCE_VVMA 0x22000073 |
#define | MASK_HFENCE_VVMA 0xfe007fff |
#define | MATCH_HFENCE_GVMA 0x62000073 |
#define | MASK_HFENCE_GVMA 0xfe007fff |
#define | MATCH_HLV_B 0x60004073 |
#define | MASK_HLV_B 0xfff0707f |
#define | MATCH_HLV_H 0x64004073 |
#define | MASK_HLV_H 0xfff0707f |
#define | MATCH_HLV_W 0x68004073 |
#define | MASK_HLV_W 0xfff0707f |
#define | MATCH_HLV_D 0x6c004073 |
#define | MASK_HLV_D 0xfff0707f |
#define | MATCH_HLV_BU 0x60104073 |
#define | MASK_HLV_BU 0xfff0707f |
#define | MATCH_HLV_HU 0x64104073 |
#define | MASK_HLV_HU 0xfff0707f |
#define | MATCH_HLV_WU 0x68104073 |
#define | MASK_HLV_WU 0xfff0707f |
#define | MATCH_HLVX_HU 0x64304073 |
#define | MASK_HLVX_HU 0xfff0707f |
#define | MATCH_HLVX_WU 0x68304073 |
#define | MASK_HLVX_WU 0xfff0707f |
#define | MATCH_HSV_B 0x62004073 |
#define | MASK_HSV_B 0xfe007fff |
#define | MATCH_HSV_H 0x66004073 |
#define | MASK_HSV_H 0xfe007fff |
#define | MATCH_HSV_W 0x6a004073 |
#define | MASK_HSV_W 0xfe007fff |
#define | MATCH_HSV_D 0x6e004073 |
#define | MASK_HSV_D 0xfe007fff |
#define | MATCH_PREFETCH_I 0x6013 |
#define | MASK_PREFETCH_I 0x1f07fff |
#define | MATCH_PREFETCH_R 0x106013 |
#define | MASK_PREFETCH_R 0x1f07fff |
#define | MATCH_PREFETCH_W 0x306013 |
#define | MASK_PREFETCH_W 0x1f07fff |
#define | MATCH_CBO_CLEAN 0x10200f |
#define | MASK_CBO_CLEAN 0xfff07fff |
#define | MATCH_CBO_FLUSH 0x20200f |
#define | MASK_CBO_FLUSH 0xfff07fff |
#define | MATCH_CBO_INVAL 0x200f |
#define | MASK_CBO_INVAL 0xfff07fff |
#define | MATCH_CBO_ZERO 0x40200f |
#define | MASK_CBO_ZERO 0xfff07fff |
#define | MATCH_CZERO_EQZ 0xe005033 |
#define | MASK_CZERO_EQZ 0xfe00707f |
#define | MATCH_CZERO_NEZ 0xe007033 |
#define | MASK_CZERO_NEZ 0xfe00707f |
#define | MATCH_NTL_P1 0x200033 |
#define | MASK_NTL_P1 0xffffffff |
#define | MATCH_NTL_PALL 0x300033 |
#define | MASK_NTL_PALL 0xffffffff |
#define | MATCH_NTL_S1 0x400033 |
#define | MASK_NTL_S1 0xffffffff |
#define | MATCH_NTL_ALL 0x500033 |
#define | MASK_NTL_ALL 0xffffffff |
#define | MATCH_C_NTL_P1 0x900a |
#define | MASK_C_NTL_P1 0xffff |
#define | MATCH_C_NTL_PALL 0x900e |
#define | MASK_C_NTL_PALL 0xffff |
#define | MATCH_C_NTL_S1 0x9012 |
#define | MASK_C_NTL_S1 0xffff |
#define | MATCH_C_NTL_ALL 0x9016 |
#define | MASK_C_NTL_ALL 0xffff |
#define | MATCH_WRS_NTO 0x00d00073 |
#define | MASK_WRS_NTO 0xffffffff |
#define | MATCH_WRS_STO 0x01d00073 |
#define | MASK_WRS_STO 0xffffffff |
#define | MATCH_TH_ADDSL 0x0000100b |
#define | MASK_TH_ADDSL 0xf800707f |
#define | MATCH_TH_SRRI 0x1000100b |
#define | MASK_TH_SRRI 0xfc00707f |
#define | MATCH_TH_SRRIW 0x1400100b |
#define | MASK_TH_SRRIW 0xfe00707f |
#define | MATCH_TH_EXT 0x0000200b |
#define | MASK_TH_EXT 0x0000707f |
#define | MATCH_TH_EXTU 0x0000300b |
#define | MASK_TH_EXTU 0x0000707f |
#define | MATCH_TH_FF0 0x8400100b |
#define | MASK_TH_FF0 0xfff0707f |
#define | MATCH_TH_FF1 0x8600100b |
#define | MASK_TH_FF1 0xfff0707f |
#define | MATCH_TH_REV 0x8200100b |
#define | MASK_TH_REV 0xfff0707f |
#define | MATCH_TH_REVW 0x9000100b |
#define | MASK_TH_REVW 0xfff0707f |
#define | MATCH_TH_TSTNBZ 0x8000100b |
#define | MASK_TH_TSTNBZ 0xfff0707f |
#define | MATCH_TH_TST 0x8800100b |
#define | MASK_TH_TST 0xfc00707f |
#define | MATCH_TH_DCACHE_CALL 0x0010000b |
#define | MASK_TH_DCACHE_CALL 0xffffffff |
#define | MATCH_TH_DCACHE_CIALL 0x0030000b |
#define | MASK_TH_DCACHE_CIALL 0xffffffff |
#define | MATCH_TH_DCACHE_IALL 0x0020000b |
#define | MASK_TH_DCACHE_IALL 0xffffffff |
#define | MATCH_TH_DCACHE_CPA 0x0290000b |
#define | MASK_TH_DCACHE_CPA 0xfff07fff |
#define | MATCH_TH_DCACHE_CIPA 0x02b0000b |
#define | MASK_TH_DCACHE_CIPA 0xfff07fff |
#define | MATCH_TH_DCACHE_IPA 0x02a0000b |
#define | MASK_TH_DCACHE_IPA 0xfff07fff |
#define | MATCH_TH_DCACHE_CVA 0x0250000b |
#define | MASK_TH_DCACHE_CVA 0xfff07fff |
#define | MATCH_TH_DCACHE_CIVA 0x0270000b |
#define | MASK_TH_DCACHE_CIVA 0xfff07fff |
#define | MATCH_TH_DCACHE_IVA 0x0260000b |
#define | MASK_TH_DCACHE_IVA 0xfff07fff |
#define | MATCH_TH_DCACHE_CSW 0x0210000b |
#define | MASK_TH_DCACHE_CSW 0xfff07fff |
#define | MATCH_TH_DCACHE_CISW 0x0230000b |
#define | MASK_TH_DCACHE_CISW 0xfff07fff |
#define | MATCH_TH_DCACHE_ISW 0x0220000b |
#define | MASK_TH_DCACHE_ISW 0xfff07fff |
#define | MATCH_TH_DCACHE_CPAL1 0x0280000b |
#define | MASK_TH_DCACHE_CPAL1 0xfff07fff |
#define | MATCH_TH_DCACHE_CVAL1 0x0240000b |
#define | MASK_TH_DCACHE_CVAL1 0xfff07fff |
#define | MATCH_TH_ICACHE_IALL 0x0100000b |
#define | MASK_TH_ICACHE_IALL 0xffffffff |
#define | MATCH_TH_ICACHE_IALLS 0x0110000b |
#define | MASK_TH_ICACHE_IALLS 0xffffffff |
#define | MATCH_TH_ICACHE_IPA 0x0380000b |
#define | MASK_TH_ICACHE_IPA 0xfff07fff |
#define | MATCH_TH_ICACHE_IVA 0x0300000b |
#define | MASK_TH_ICACHE_IVA 0xfff07fff |
#define | MATCH_TH_L2CACHE_CALL 0x0150000b |
#define | MASK_TH_L2CACHE_CALL 0xffffffff |
#define | MATCH_TH_L2CACHE_CIALL 0x0170000b |
#define | MASK_TH_L2CACHE_CIALL 0xffffffff |
#define | MATCH_TH_L2CACHE_IALL 0x0160000b |
#define | MASK_TH_L2CACHE_IALL 0xffffffff |
#define | MATCH_TH_MVEQZ 0x4000100b |
#define | MASK_TH_MVEQZ 0xfe00707f |
#define | MATCH_TH_MVNEZ 0x4200100b |
#define | MASK_TH_MVNEZ 0xfe00707f |
#define | MATCH_TH_FLRD 0x6000600b |
#define | MASK_TH_FLRD 0xf800707f |
#define | MATCH_TH_FLRW 0x4000600b |
#define | MASK_TH_FLRW 0xf800707f |
#define | MATCH_TH_FLURD 0x7000600b |
#define | MASK_TH_FLURD 0xf800707f |
#define | MATCH_TH_FLURW 0x5000600b |
#define | MASK_TH_FLURW 0xf800707f |
#define | MATCH_TH_FSRD 0x6000700b |
#define | MASK_TH_FSRD 0xf800707f |
#define | MATCH_TH_FSRW 0x4000700b |
#define | MASK_TH_FSRW 0xf800707f |
#define | MATCH_TH_FSURD 0x7000700b |
#define | MASK_TH_FSURD 0xf800707f |
#define | MATCH_TH_FSURW 0x5000700b |
#define | MASK_TH_FSURW 0xf800707f |
#define | MATCH_TH_FMV_HW_X 0x5000100b |
#define | MASK_TH_FMV_HW_X 0xfff0707f |
#define | MATCH_TH_FMV_X_HW 0x6000100b |
#define | MASK_TH_FMV_X_HW 0xfff0707f |
#define | MATCH_TH_IPOP 0x0050000b |
#define | MASK_TH_IPOP 0xffffffff |
#define | MATCH_TH_IPUSH 0x0040000b |
#define | MASK_TH_IPUSH 0xffffffff |
#define | MATCH_TH_MULA 0x2000100b |
#define | MASK_TH_MULA 0xfe00707f |
#define | MATCH_TH_MULAH 0x2800100b |
#define | MASK_TH_MULAH 0xfe00707f |
#define | MATCH_TH_MULAW 0x2400100b |
#define | MASK_TH_MULAW 0xfe00707f |
#define | MATCH_TH_MULS 0x2200100b |
#define | MASK_TH_MULS 0xfe00707f |
#define | MATCH_TH_MULSH 0x2a00100b |
#define | MASK_TH_MULSH 0xfe00707f |
#define | MATCH_TH_MULSW 0x2600100b |
#define | MASK_TH_MULSW 0xfe00707f |
#define | MATCH_TH_LDD 0xf800400b |
#define | MASK_TH_LDD 0xf800707f |
#define | MATCH_TH_LWD 0xe000400b |
#define | MASK_TH_LWD 0xf800707f |
#define | MATCH_TH_LWUD 0xf000400b |
#define | MASK_TH_LWUD 0xf800707f |
#define | MATCH_TH_SDD 0xf800500b |
#define | MASK_TH_SDD 0xf800707f |
#define | MATCH_TH_SWD 0xe000500b |
#define | MASK_TH_SWD 0xf800707f |
#define | MATCH_TH_LDIA 0x7800400b |
#define | MASK_TH_LDIA 0xf800707f |
#define | MATCH_TH_LDIB 0x6800400b |
#define | MASK_TH_LDIB 0xf800707f |
#define | MATCH_TH_LWIA 0x5800400b |
#define | MASK_TH_LWIA 0xf800707f |
#define | MATCH_TH_LWIB 0x4800400b |
#define | MASK_TH_LWIB 0xf800707f |
#define | MATCH_TH_LWUIA 0xd800400b |
#define | MASK_TH_LWUIA 0xf800707f |
#define | MATCH_TH_LWUIB 0xc800400b |
#define | MASK_TH_LWUIB 0xf800707f |
#define | MATCH_TH_LHIA 0x3800400b |
#define | MASK_TH_LHIA 0xf800707f |
#define | MATCH_TH_LHIB 0x2800400b |
#define | MASK_TH_LHIB 0xf800707f |
#define | MATCH_TH_LHUIA 0xb800400b |
#define | MASK_TH_LHUIA 0xf800707f |
#define | MATCH_TH_LHUIB 0xa800400b |
#define | MASK_TH_LHUIB 0xf800707f |
#define | MATCH_TH_LBIA 0x1800400b |
#define | MASK_TH_LBIA 0xf800707f |
#define | MATCH_TH_LBIB 0x0800400b |
#define | MASK_TH_LBIB 0xf800707f |
#define | MATCH_TH_LBUIA 0x9800400b |
#define | MASK_TH_LBUIA 0xf800707f |
#define | MATCH_TH_LBUIB 0x8800400b |
#define | MASK_TH_LBUIB 0xf800707f |
#define | MATCH_TH_SDIA 0x7800500b |
#define | MASK_TH_SDIA 0xf800707f |
#define | MATCH_TH_SDIB 0x6800500b |
#define | MASK_TH_SDIB 0xf800707f |
#define | MATCH_TH_SWIA 0x5800500b |
#define | MASK_TH_SWIA 0xf800707f |
#define | MATCH_TH_SWIB 0x4800500b |
#define | MASK_TH_SWIB 0xf800707f |
#define | MATCH_TH_SHIA 0x3800500b |
#define | MASK_TH_SHIA 0xf800707f |
#define | MATCH_TH_SHIB 0x2800500b |
#define | MASK_TH_SHIB 0xf800707f |
#define | MATCH_TH_SBIA 0x1800500b |
#define | MASK_TH_SBIA 0xf800707f |
#define | MATCH_TH_SBIB 0x0800500b |
#define | MASK_TH_SBIB 0xf800707f |
#define | MATCH_TH_LRD 0x6000400b |
#define | MASK_TH_LRD 0xf800707f |
#define | MATCH_TH_LRW 0x4000400b |
#define | MASK_TH_LRW 0xf800707f |
#define | MATCH_TH_LRWU 0xc000400b |
#define | MASK_TH_LRWU 0xf800707f |
#define | MATCH_TH_LRH 0x2000400b |
#define | MASK_TH_LRH 0xf800707f |
#define | MATCH_TH_LRHU 0xa000400b |
#define | MASK_TH_LRHU 0xf800707f |
#define | MATCH_TH_LRB 0x0000400b |
#define | MASK_TH_LRB 0xf800707f |
#define | MATCH_TH_LRBU 0x8000400b |
#define | MASK_TH_LRBU 0xf800707f |
#define | MATCH_TH_SRD 0x6000500b |
#define | MASK_TH_SRD 0xf800707f |
#define | MATCH_TH_SRW 0x4000500b |
#define | MASK_TH_SRW 0xf800707f |
#define | MATCH_TH_SRH 0x2000500b |
#define | MASK_TH_SRH 0xf800707f |
#define | MATCH_TH_SRB 0x0000500b |
#define | MASK_TH_SRB 0xf800707f |
#define | MATCH_TH_LURD 0x7000400b |
#define | MASK_TH_LURD 0xf800707f |
#define | MATCH_TH_LURW 0x5000400b |
#define | MASK_TH_LURW 0xf800707f |
#define | MATCH_TH_LURWU 0xd000400b |
#define | MASK_TH_LURWU 0xf800707f |
#define | MATCH_TH_LURH 0x3000400b |
#define | MASK_TH_LURH 0xf800707f |
#define | MATCH_TH_LURHU 0xb000400b |
#define | MASK_TH_LURHU 0xf800707f |
#define | MATCH_TH_LURB 0x1000400b |
#define | MASK_TH_LURB 0xf800707f |
#define | MATCH_TH_LURBU 0x9000400b |
#define | MASK_TH_LURBU 0xf800707f |
#define | MATCH_TH_SURD 0x7000500b |
#define | MASK_TH_SURD 0xf800707f |
#define | MATCH_TH_SURW 0x5000500b |
#define | MASK_TH_SURW 0xf800707f |
#define | MATCH_TH_SURH 0x3000500b |
#define | MASK_TH_SURH 0xf800707f |
#define | MATCH_TH_SURB 0x1000500b |
#define | MASK_TH_SURB 0xf800707f |
#define | MATCH_TH_SFENCE_VMAS 0x0400000b |
#define | MASK_TH_SFENCE_VMAS 0xfe007fff |
#define | MATCH_TH_SYNC 0x0180000b |
#define | MASK_TH_SYNC 0xffffffff |
#define | MATCH_TH_SYNC_I 0x01a0000b |
#define | MASK_TH_SYNC_I 0xffffffff |
#define | MATCH_TH_SYNC_IS 0x01b0000b |
#define | MASK_TH_SYNC_IS 0xffffffff |
#define | MATCH_TH_SYNC_S 0x0190000b |
#define | MASK_TH_SYNC_S 0xffffffff |
#define | MATCH_VT_MASKC 0x607b |
#define | MASK_VT_MASKC 0xfe00707f |
#define | MATCH_VT_MASKCN 0x707b |
#define | MASK_VT_MASKCN 0xfe00707f |
#define | CSR_CYCLE 0xc00 |
#define | CSR_TIME 0xc01 |
#define | CSR_INSTRET 0xc02 |
#define | CSR_HPMCOUNTER3 0xc03 |
#define | CSR_HPMCOUNTER4 0xc04 |
#define | CSR_HPMCOUNTER5 0xc05 |
#define | CSR_HPMCOUNTER6 0xc06 |
#define | CSR_HPMCOUNTER7 0xc07 |
#define | CSR_HPMCOUNTER8 0xc08 |
#define | CSR_HPMCOUNTER9 0xc09 |
#define | CSR_HPMCOUNTER10 0xc0a |
#define | CSR_HPMCOUNTER11 0xc0b |
#define | CSR_HPMCOUNTER12 0xc0c |
#define | CSR_HPMCOUNTER13 0xc0d |
#define | CSR_HPMCOUNTER14 0xc0e |
#define | CSR_HPMCOUNTER15 0xc0f |
#define | CSR_HPMCOUNTER16 0xc10 |
#define | CSR_HPMCOUNTER17 0xc11 |
#define | CSR_HPMCOUNTER18 0xc12 |
#define | CSR_HPMCOUNTER19 0xc13 |
#define | CSR_HPMCOUNTER20 0xc14 |
#define | CSR_HPMCOUNTER21 0xc15 |
#define | CSR_HPMCOUNTER22 0xc16 |
#define | CSR_HPMCOUNTER23 0xc17 |
#define | CSR_HPMCOUNTER24 0xc18 |
#define | CSR_HPMCOUNTER25 0xc19 |
#define | CSR_HPMCOUNTER26 0xc1a |
#define | CSR_HPMCOUNTER27 0xc1b |
#define | CSR_HPMCOUNTER28 0xc1c |
#define | CSR_HPMCOUNTER29 0xc1d |
#define | CSR_HPMCOUNTER30 0xc1e |
#define | CSR_HPMCOUNTER31 0xc1f |
#define | CSR_CYCLEH 0xc80 |
#define | CSR_TIMEH 0xc81 |
#define | CSR_INSTRETH 0xc82 |
#define | CSR_HPMCOUNTER3H 0xc83 |
#define | CSR_HPMCOUNTER4H 0xc84 |
#define | CSR_HPMCOUNTER5H 0xc85 |
#define | CSR_HPMCOUNTER6H 0xc86 |
#define | CSR_HPMCOUNTER7H 0xc87 |
#define | CSR_HPMCOUNTER8H 0xc88 |
#define | CSR_HPMCOUNTER9H 0xc89 |
#define | CSR_HPMCOUNTER10H 0xc8a |
#define | CSR_HPMCOUNTER11H 0xc8b |
#define | CSR_HPMCOUNTER12H 0xc8c |
#define | CSR_HPMCOUNTER13H 0xc8d |
#define | CSR_HPMCOUNTER14H 0xc8e |
#define | CSR_HPMCOUNTER15H 0xc8f |
#define | CSR_HPMCOUNTER16H 0xc90 |
#define | CSR_HPMCOUNTER17H 0xc91 |
#define | CSR_HPMCOUNTER18H 0xc92 |
#define | CSR_HPMCOUNTER19H 0xc93 |
#define | CSR_HPMCOUNTER20H 0xc94 |
#define | CSR_HPMCOUNTER21H 0xc95 |
#define | CSR_HPMCOUNTER22H 0xc96 |
#define | CSR_HPMCOUNTER23H 0xc97 |
#define | CSR_HPMCOUNTER24H 0xc98 |
#define | CSR_HPMCOUNTER25H 0xc99 |
#define | CSR_HPMCOUNTER26H 0xc9a |
#define | CSR_HPMCOUNTER27H 0xc9b |
#define | CSR_HPMCOUNTER28H 0xc9c |
#define | CSR_HPMCOUNTER29H 0xc9d |
#define | CSR_HPMCOUNTER30H 0xc9e |
#define | CSR_HPMCOUNTER31H 0xc9f |
#define | CSR_SSTATUS 0x100 |
#define | CSR_SIE 0x104 |
#define | CSR_STVEC 0x105 |
#define | CSR_SCOUNTEREN 0x106 |
#define | CSR_SENVCFG 0x10a |
#define | CSR_SSCRATCH 0x140 |
#define | CSR_SEPC 0x141 |
#define | CSR_SCAUSE 0x142 |
#define | CSR_STVAL 0x143 |
#define | CSR_SIP 0x144 |
#define | CSR_SATP 0x180 |
#define | CSR_MVENDORID 0xf11 |
#define | CSR_MARCHID 0xf12 |
#define | CSR_MIMPID 0xf13 |
#define | CSR_MHARTID 0xf14 |
#define | CSR_MCONFIGPTR 0xf15 |
#define | CSR_MSTATUS 0x300 |
#define | CSR_MISA 0x301 |
#define | CSR_MEDELEG 0x302 |
#define | CSR_MIDELEG 0x303 |
#define | CSR_MIE 0x304 |
#define | CSR_MTVEC 0x305 |
#define | CSR_MCOUNTEREN 0x306 |
#define | CSR_MSTATUSH 0x310 |
#define | CSR_MSCRATCH 0x340 |
#define | CSR_MEPC 0x341 |
#define | CSR_MCAUSE 0x342 |
#define | CSR_MTVAL 0x343 |
#define | CSR_MIP 0x344 |
#define | CSR_MTINST 0x34a |
#define | CSR_MTVAL2 0x34b |
#define | CSR_MENVCFG 0x30a |
#define | CSR_MENVCFGH 0x31a |
#define | CSR_MSECCFG 0x747 |
#define | CSR_MSECCFGH 0x757 |
#define | CSR_PMPCFG0 0x3a0 |
#define | CSR_PMPCFG1 0x3a1 |
#define | CSR_PMPCFG2 0x3a2 |
#define | CSR_PMPCFG3 0x3a3 |
#define | CSR_PMPCFG4 0x3a4 |
#define | CSR_PMPCFG5 0x3a5 |
#define | CSR_PMPCFG6 0x3a6 |
#define | CSR_PMPCFG7 0x3a7 |
#define | CSR_PMPCFG8 0x3a8 |
#define | CSR_PMPCFG9 0x3a9 |
#define | CSR_PMPCFG10 0x3aa |
#define | CSR_PMPCFG11 0x3ab |
#define | CSR_PMPCFG12 0x3ac |
#define | CSR_PMPCFG13 0x3ad |
#define | CSR_PMPCFG14 0x3ae |
#define | CSR_PMPCFG15 0x3af |
#define | CSR_PMPADDR0 0x3b0 |
#define | CSR_PMPADDR1 0x3b1 |
#define | CSR_PMPADDR2 0x3b2 |
#define | CSR_PMPADDR3 0x3b3 |
#define | CSR_PMPADDR4 0x3b4 |
#define | CSR_PMPADDR5 0x3b5 |
#define | CSR_PMPADDR6 0x3b6 |
#define | CSR_PMPADDR7 0x3b7 |
#define | CSR_PMPADDR8 0x3b8 |
#define | CSR_PMPADDR9 0x3b9 |
#define | CSR_PMPADDR10 0x3ba |
#define | CSR_PMPADDR11 0x3bb |
#define | CSR_PMPADDR12 0x3bc |
#define | CSR_PMPADDR13 0x3bd |
#define | CSR_PMPADDR14 0x3be |
#define | CSR_PMPADDR15 0x3bf |
#define | CSR_PMPADDR16 0x3c0 |
#define | CSR_PMPADDR17 0x3c1 |
#define | CSR_PMPADDR18 0x3c2 |
#define | CSR_PMPADDR19 0x3c3 |
#define | CSR_PMPADDR20 0x3c4 |
#define | CSR_PMPADDR21 0x3c5 |
#define | CSR_PMPADDR22 0x3c6 |
#define | CSR_PMPADDR23 0x3c7 |
#define | CSR_PMPADDR24 0x3c8 |
#define | CSR_PMPADDR25 0x3c9 |
#define | CSR_PMPADDR26 0x3ca |
#define | CSR_PMPADDR27 0x3cb |
#define | CSR_PMPADDR28 0x3cc |
#define | CSR_PMPADDR29 0x3cd |
#define | CSR_PMPADDR30 0x3ce |
#define | CSR_PMPADDR31 0x3cf |
#define | CSR_PMPADDR32 0x3d0 |
#define | CSR_PMPADDR33 0x3d1 |
#define | CSR_PMPADDR34 0x3d2 |
#define | CSR_PMPADDR35 0x3d3 |
#define | CSR_PMPADDR36 0x3d4 |
#define | CSR_PMPADDR37 0x3d5 |
#define | CSR_PMPADDR38 0x3d6 |
#define | CSR_PMPADDR39 0x3d7 |
#define | CSR_PMPADDR40 0x3d8 |
#define | CSR_PMPADDR41 0x3d9 |
#define | CSR_PMPADDR42 0x3da |
#define | CSR_PMPADDR43 0x3db |
#define | CSR_PMPADDR44 0x3dc |
#define | CSR_PMPADDR45 0x3dd |
#define | CSR_PMPADDR46 0x3de |
#define | CSR_PMPADDR47 0x3df |
#define | CSR_PMPADDR48 0x3e0 |
#define | CSR_PMPADDR49 0x3e1 |
#define | CSR_PMPADDR50 0x3e2 |
#define | CSR_PMPADDR51 0x3e3 |
#define | CSR_PMPADDR52 0x3e4 |
#define | CSR_PMPADDR53 0x3e5 |
#define | CSR_PMPADDR54 0x3e6 |
#define | CSR_PMPADDR55 0x3e7 |
#define | CSR_PMPADDR56 0x3e8 |
#define | CSR_PMPADDR57 0x3e9 |
#define | CSR_PMPADDR58 0x3ea |
#define | CSR_PMPADDR59 0x3eb |
#define | CSR_PMPADDR60 0x3ec |
#define | CSR_PMPADDR61 0x3ed |
#define | CSR_PMPADDR62 0x3ee |
#define | CSR_PMPADDR63 0x3ef |
#define | CSR_MCYCLE 0xb00 |
#define | CSR_MINSTRET 0xb02 |
#define | CSR_MHPMCOUNTER3 0xb03 |
#define | CSR_MHPMCOUNTER4 0xb04 |
#define | CSR_MHPMCOUNTER5 0xb05 |
#define | CSR_MHPMCOUNTER6 0xb06 |
#define | CSR_MHPMCOUNTER7 0xb07 |
#define | CSR_MHPMCOUNTER8 0xb08 |
#define | CSR_MHPMCOUNTER9 0xb09 |
#define | CSR_MHPMCOUNTER10 0xb0a |
#define | CSR_MHPMCOUNTER11 0xb0b |
#define | CSR_MHPMCOUNTER12 0xb0c |
#define | CSR_MHPMCOUNTER13 0xb0d |
#define | CSR_MHPMCOUNTER14 0xb0e |
#define | CSR_MHPMCOUNTER15 0xb0f |
#define | CSR_MHPMCOUNTER16 0xb10 |
#define | CSR_MHPMCOUNTER17 0xb11 |
#define | CSR_MHPMCOUNTER18 0xb12 |
#define | CSR_MHPMCOUNTER19 0xb13 |
#define | CSR_MHPMCOUNTER20 0xb14 |
#define | CSR_MHPMCOUNTER21 0xb15 |
#define | CSR_MHPMCOUNTER22 0xb16 |
#define | CSR_MHPMCOUNTER23 0xb17 |
#define | CSR_MHPMCOUNTER24 0xb18 |
#define | CSR_MHPMCOUNTER25 0xb19 |
#define | CSR_MHPMCOUNTER26 0xb1a |
#define | CSR_MHPMCOUNTER27 0xb1b |
#define | CSR_MHPMCOUNTER28 0xb1c |
#define | CSR_MHPMCOUNTER29 0xb1d |
#define | CSR_MHPMCOUNTER30 0xb1e |
#define | CSR_MHPMCOUNTER31 0xb1f |
#define | CSR_MCYCLEH 0xb80 |
#define | CSR_MINSTRETH 0xb82 |
#define | CSR_MHPMCOUNTER3H 0xb83 |
#define | CSR_MHPMCOUNTER4H 0xb84 |
#define | CSR_MHPMCOUNTER5H 0xb85 |
#define | CSR_MHPMCOUNTER6H 0xb86 |
#define | CSR_MHPMCOUNTER7H 0xb87 |
#define | CSR_MHPMCOUNTER8H 0xb88 |
#define | CSR_MHPMCOUNTER9H 0xb89 |
#define | CSR_MHPMCOUNTER10H 0xb8a |
#define | CSR_MHPMCOUNTER11H 0xb8b |
#define | CSR_MHPMCOUNTER12H 0xb8c |
#define | CSR_MHPMCOUNTER13H 0xb8d |
#define | CSR_MHPMCOUNTER14H 0xb8e |
#define | CSR_MHPMCOUNTER15H 0xb8f |
#define | CSR_MHPMCOUNTER16H 0xb90 |
#define | CSR_MHPMCOUNTER17H 0xb91 |
#define | CSR_MHPMCOUNTER18H 0xb92 |
#define | CSR_MHPMCOUNTER19H 0xb93 |
#define | CSR_MHPMCOUNTER20H 0xb94 |
#define | CSR_MHPMCOUNTER21H 0xb95 |
#define | CSR_MHPMCOUNTER22H 0xb96 |
#define | CSR_MHPMCOUNTER23H 0xb97 |
#define | CSR_MHPMCOUNTER24H 0xb98 |
#define | CSR_MHPMCOUNTER25H 0xb99 |
#define | CSR_MHPMCOUNTER26H 0xb9a |
#define | CSR_MHPMCOUNTER27H 0xb9b |
#define | CSR_MHPMCOUNTER28H 0xb9c |
#define | CSR_MHPMCOUNTER29H 0xb9d |
#define | CSR_MHPMCOUNTER30H 0xb9e |
#define | CSR_MHPMCOUNTER31H 0xb9f |
#define | CSR_MCOUNTINHIBIT 0x320 |
#define | CSR_MHPMEVENT3 0x323 |
#define | CSR_MHPMEVENT4 0x324 |
#define | CSR_MHPMEVENT5 0x325 |
#define | CSR_MHPMEVENT6 0x326 |
#define | CSR_MHPMEVENT7 0x327 |
#define | CSR_MHPMEVENT8 0x328 |
#define | CSR_MHPMEVENT9 0x329 |
#define | CSR_MHPMEVENT10 0x32a |
#define | CSR_MHPMEVENT11 0x32b |
#define | CSR_MHPMEVENT12 0x32c |
#define | CSR_MHPMEVENT13 0x32d |
#define | CSR_MHPMEVENT14 0x32e |
#define | CSR_MHPMEVENT15 0x32f |
#define | CSR_MHPMEVENT16 0x330 |
#define | CSR_MHPMEVENT17 0x331 |
#define | CSR_MHPMEVENT18 0x332 |
#define | CSR_MHPMEVENT19 0x333 |
#define | CSR_MHPMEVENT20 0x334 |
#define | CSR_MHPMEVENT21 0x335 |
#define | CSR_MHPMEVENT22 0x336 |
#define | CSR_MHPMEVENT23 0x337 |
#define | CSR_MHPMEVENT24 0x338 |
#define | CSR_MHPMEVENT25 0x339 |
#define | CSR_MHPMEVENT26 0x33a |
#define | CSR_MHPMEVENT27 0x33b |
#define | CSR_MHPMEVENT28 0x33c |
#define | CSR_MHPMEVENT29 0x33d |
#define | CSR_MHPMEVENT30 0x33e |
#define | CSR_MHPMEVENT31 0x33f |
#define | CSR_HSTATUS 0x600 |
#define | CSR_HEDELEG 0x602 |
#define | CSR_HIDELEG 0x603 |
#define | CSR_HIE 0x604 |
#define | CSR_HCOUNTEREN 0x606 |
#define | CSR_HGEIE 0x607 |
#define | CSR_HTVAL 0x643 |
#define | CSR_HIP 0x644 |
#define | CSR_HVIP 0x645 |
#define | CSR_HTINST 0x64a |
#define | CSR_HGEIP 0xe12 |
#define | CSR_HENVCFG 0x60a |
#define | CSR_HENVCFGH 0x61a |
#define | CSR_HGATP 0x680 |
#define | CSR_HTIMEDELTA 0x605 |
#define | CSR_HTIMEDELTAH 0x615 |
#define | CSR_VSSTATUS 0x200 |
#define | CSR_VSIE 0x204 |
#define | CSR_VSTVEC 0x205 |
#define | CSR_VSSCRATCH 0x240 |
#define | CSR_VSEPC 0x241 |
#define | CSR_VSCAUSE 0x242 |
#define | CSR_VSTVAL 0x243 |
#define | CSR_VSIP 0x244 |
#define | CSR_VSATP 0x280 |
#define | CSR_MBASE 0x380 |
#define | CSR_MBOUND 0x381 |
#define | CSR_MIBASE 0x382 |
#define | CSR_MIBOUND 0x383 |
#define | CSR_MDBASE 0x384 |
#define | CSR_MDBOUND 0x385 |
#define | CSR_USTATUS 0x0 |
#define | CSR_UIE 0x4 |
#define | CSR_UTVEC 0x5 |
#define | CSR_USCRATCH 0x40 |
#define | CSR_UEPC 0x41 |
#define | CSR_UCAUSE 0x42 |
#define | CSR_UTVAL 0x43 |
#define | CSR_UIP 0x44 |
#define | CSR_SEDELEG 0x102 |
#define | CSR_SIDELEG 0x103 |
#define | CSR_MISELECT 0x350 |
#define | CSR_MIREG 0x351 |
#define | CSR_MTOPEI 0x35c |
#define | CSR_MTOPI 0xfb0 |
#define | CSR_MVIEN 0x308 |
#define | CSR_MVIP 0x309 |
#define | CSR_MIDELEGH 0x313 |
#define | CSR_MIEH 0x314 |
#define | CSR_MVIENH 0x318 |
#define | CSR_MVIPH 0x319 |
#define | CSR_MIPH 0x354 |
#define | CSR_MCYCLECFG 0x321 |
#define | CSR_MINSTRETCFG 0x322 |
#define | CSR_MCYCLECFGH 0x721 |
#define | CSR_MINSTRETCFGH 0x722 |
#define | CSR_MSTATEEN0 0x30c |
#define | CSR_MSTATEEN1 0x30d |
#define | CSR_MSTATEEN2 0x30e |
#define | CSR_MSTATEEN3 0x30f |
#define | CSR_SSTATEEN0 0x10c |
#define | CSR_SSTATEEN1 0x10d |
#define | CSR_SSTATEEN2 0x10e |
#define | CSR_SSTATEEN3 0x10f |
#define | CSR_HSTATEEN0 0x60c |
#define | CSR_HSTATEEN1 0x60d |
#define | CSR_HSTATEEN2 0x60e |
#define | CSR_HSTATEEN3 0x60f |
#define | CSR_MSTATEEN0H 0x31c |
#define | CSR_MSTATEEN1H 0x31d |
#define | CSR_MSTATEEN2H 0x31e |
#define | CSR_MSTATEEN3H 0x31f |
#define | CSR_HSTATEEN0H 0x61c |
#define | CSR_HSTATEEN1H 0x61d |
#define | CSR_HSTATEEN2H 0x61e |
#define | CSR_HSTATEEN3H 0x61f |
#define | CSR_SISELECT 0x150 |
#define | CSR_SIREG 0x151 |
#define | CSR_STOPEI 0x15c |
#define | CSR_STOPI 0xdb0 |
#define | CSR_SIEH 0x114 |
#define | CSR_SIPH 0x154 |
#define | CSR_HVIEN 0x608 |
#define | CSR_HVICTL 0x609 |
#define | CSR_HVIPRIO1 0x646 |
#define | CSR_HVIPRIO2 0x647 |
#define | CSR_VSISELECT 0x250 |
#define | CSR_VSIREG 0x251 |
#define | CSR_VSTOPEI 0x25c |
#define | CSR_VSTOPI 0xeb0 |
#define | CSR_HIDELEGH 0x613 |
#define | CSR_HVIENH 0x618 |
#define | CSR_HVIPH 0x655 |
#define | CSR_HVIPRIO1H 0x656 |
#define | CSR_HVIPRIO2H 0x657 |
#define | CSR_VSIEH 0x214 |
#define | CSR_VSIPH 0x254 |
#define | CSR_SCOUNTOVF 0xda0 |
#define | CSR_MHPMEVENT3H 0x723 |
#define | CSR_MHPMEVENT4H 0x724 |
#define | CSR_MHPMEVENT5H 0x725 |
#define | CSR_MHPMEVENT6H 0x726 |
#define | CSR_MHPMEVENT7H 0x727 |
#define | CSR_MHPMEVENT8H 0x728 |
#define | CSR_MHPMEVENT9H 0x729 |
#define | CSR_MHPMEVENT10H 0x72a |
#define | CSR_MHPMEVENT11H 0x72b |
#define | CSR_MHPMEVENT12H 0x72c |
#define | CSR_MHPMEVENT13H 0x72d |
#define | CSR_MHPMEVENT14H 0x72e |
#define | CSR_MHPMEVENT15H 0x72f |
#define | CSR_MHPMEVENT16H 0x730 |
#define | CSR_MHPMEVENT17H 0x731 |
#define | CSR_MHPMEVENT18H 0x732 |
#define | CSR_MHPMEVENT19H 0x733 |
#define | CSR_MHPMEVENT20H 0x734 |
#define | CSR_MHPMEVENT21H 0x735 |
#define | CSR_MHPMEVENT22H 0x736 |
#define | CSR_MHPMEVENT23H 0x737 |
#define | CSR_MHPMEVENT24H 0x738 |
#define | CSR_MHPMEVENT25H 0x739 |
#define | CSR_MHPMEVENT26H 0x73a |
#define | CSR_MHPMEVENT27H 0x73b |
#define | CSR_MHPMEVENT28H 0x73c |
#define | CSR_MHPMEVENT29H 0x73d |
#define | CSR_MHPMEVENT30H 0x73e |
#define | CSR_MHPMEVENT31H 0x73f |
#define | CSR_STIMECMP 0x14d |
#define | CSR_STIMECMPH 0x15d |
#define | CSR_VSTIMECMP 0x24d |
#define | CSR_VSTIMECMPH 0x25d |
#define | CSR_FFLAGS 0x1 |
#define | CSR_FRM 0x2 |
#define | CSR_FCSR 0x3 |
#define | CSR_DCSR 0x7b0 |
#define | CSR_DPC 0x7b1 |
#define | CSR_DSCRATCH0 0x7b2 |
#define | CSR_DSCRATCH1 0x7b3 |
#define | CSR_TSELECT 0x7a0 |
#define | CSR_TDATA1 0x7a1 |
#define | CSR_TDATA2 0x7a2 |
#define | CSR_TDATA3 0x7a3 |
#define | CSR_TINFO 0x7a4 |
#define | CSR_TCONTROL 0x7a5 |
#define | CSR_HCONTEXT 0x6a8 |
#define | CSR_SCONTEXT 0x5a8 |
#define | CSR_MCONTEXT 0x7a8 |
#define | CSR_MSCONTEXT 0x7aa |
#define | CSR_SEED 0x015 |
#define | CSR_VSTART 0x008 |
#define | CSR_VXSAT 0x009 |
#define | CSR_VXRM 0x00a |
#define | CSR_VCSR 0x00f |
#define | CSR_VL 0xc20 |
#define | CSR_VTYPE 0xc21 |
#define | CSR_VLENB 0xc22 |
Enumerations | |
enum | { RISCV_ZERO_REGNUM = 0 , RISCV_RA_REGNUM = 1 , RISCV_SP_REGNUM = 2 , RISCV_GP_REGNUM = 3 , RISCV_TP_REGNUM = 4 , RISCV_FP_REGNUM = 8 , RISCV_A0_REGNUM = 10 , RISCV_A1_REGNUM = 11 , RISCV_A7_REGNUM = 17 , RISCV_PC_REGNUM = 32 , RISCV_NUM_INTEGER_REGS = 32 , RISCV_FIRST_FP_REGNUM = 33 , RISCV_FA0_REGNUM = 43 , RISCV_FA1_REGNUM = RISCV_FA0_REGNUM + 1 , RISCV_LAST_FP_REGNUM = 64 , RISCV_FIRST_CSR_REGNUM = 65 , RISCV_LAST_CSR_REGNUM = 4160 , RISCV_CSR_LEGACY_MISA_REGNUM = 0xf10 + RISCV_FIRST_CSR_REGNUM , RISCV_PRIV_REGNUM = 4161 , RISCV_V0_REGNUM , RISCV_V31_REGNUM = RISCV_V0_REGNUM + 31 , RISCV_LAST_REGNUM = RISCV_V31_REGNUM } |
enum | { RISCV_DWARF_REGNUM_X0 = 0 , RISCV_DWARF_REGNUM_X31 = 31 , RISCV_DWARF_REGNUM_F0 = 32 , RISCV_DWARF_REGNUM_F31 = 63 , RISCV_DWARF_REGNUM_V0 = 96 , RISCV_DWARF_REGNUM_V31 = 127 , RISCV_DWARF_FIRST_CSR = 4096 , RISCV_DWARF_LAST_CSR = 8191 } |
Functions | |
int | riscv_isa_xlen (struct gdbarch *gdbarch) |
int | riscv_isa_flen (struct gdbarch *gdbarch) |
int | riscv_abi_xlen (struct gdbarch *gdbarch) |
int | riscv_abi_flen (struct gdbarch *gdbarch) |
bool | riscv_abi_embedded (struct gdbarch *gdbarch) |
std::vector< CORE_ADDR > | riscv_software_single_step (struct regcache *regcache) |
void | riscv_supply_regset (const struct regset *regset, struct regcache *regcache, int regnum, const void *regs, size_t len) |
Variables | |
const char * | riscv_feature_name_csr |
#define CSR_CYCLE 0xc00 |
Definition at line 2604 of file riscv-tdep.h.
#define CSR_CYCLEH 0xc80 |
Definition at line 2636 of file riscv-tdep.h.
#define CSR_DCSR 0x7b0 |
Definition at line 3021 of file riscv-tdep.h.
#define CSR_DPC 0x7b1 |
Definition at line 3022 of file riscv-tdep.h.
#define CSR_DSCRATCH0 0x7b2 |
Definition at line 3023 of file riscv-tdep.h.
#define CSR_DSCRATCH1 0x7b3 |
Definition at line 3024 of file riscv-tdep.h.
#define CSR_FCSR 0x3 |
Definition at line 3019 of file riscv-tdep.h.
#define CSR_FFLAGS 0x1 |
Definition at line 3017 of file riscv-tdep.h.
#define CSR_FRM 0x2 |
Definition at line 3018 of file riscv-tdep.h.
#define CSR_HCONTEXT 0x6a8 |
Definition at line 3031 of file riscv-tdep.h.
#define CSR_HCOUNTEREN 0x606 |
Definition at line 2882 of file riscv-tdep.h.
#define CSR_HEDELEG 0x602 |
Definition at line 2879 of file riscv-tdep.h.
#define CSR_HENVCFG 0x60a |
Definition at line 2889 of file riscv-tdep.h.
#define CSR_HENVCFGH 0x61a |
Definition at line 2890 of file riscv-tdep.h.
#define CSR_HGATP 0x680 |
Definition at line 2891 of file riscv-tdep.h.
#define CSR_HGEIE 0x607 |
Definition at line 2883 of file riscv-tdep.h.
#define CSR_HGEIP 0xe12 |
Definition at line 2888 of file riscv-tdep.h.
#define CSR_HIDELEG 0x603 |
Definition at line 2880 of file riscv-tdep.h.
#define CSR_HIDELEGH 0x613 |
Definition at line 2973 of file riscv-tdep.h.
#define CSR_HIE 0x604 |
Definition at line 2881 of file riscv-tdep.h.
#define CSR_HIP 0x644 |
Definition at line 2885 of file riscv-tdep.h.
#define CSR_HPMCOUNTER10 0xc0a |
Definition at line 2614 of file riscv-tdep.h.
#define CSR_HPMCOUNTER10H 0xc8a |
Definition at line 2646 of file riscv-tdep.h.
#define CSR_HPMCOUNTER11 0xc0b |
Definition at line 2615 of file riscv-tdep.h.
#define CSR_HPMCOUNTER11H 0xc8b |
Definition at line 2647 of file riscv-tdep.h.
#define CSR_HPMCOUNTER12 0xc0c |
Definition at line 2616 of file riscv-tdep.h.
#define CSR_HPMCOUNTER12H 0xc8c |
Definition at line 2648 of file riscv-tdep.h.
#define CSR_HPMCOUNTER13 0xc0d |
Definition at line 2617 of file riscv-tdep.h.
#define CSR_HPMCOUNTER13H 0xc8d |
Definition at line 2649 of file riscv-tdep.h.
#define CSR_HPMCOUNTER14 0xc0e |
Definition at line 2618 of file riscv-tdep.h.
#define CSR_HPMCOUNTER14H 0xc8e |
Definition at line 2650 of file riscv-tdep.h.
#define CSR_HPMCOUNTER15 0xc0f |
Definition at line 2619 of file riscv-tdep.h.
#define CSR_HPMCOUNTER15H 0xc8f |
Definition at line 2651 of file riscv-tdep.h.
#define CSR_HPMCOUNTER16 0xc10 |
Definition at line 2620 of file riscv-tdep.h.
#define CSR_HPMCOUNTER16H 0xc90 |
Definition at line 2652 of file riscv-tdep.h.
#define CSR_HPMCOUNTER17 0xc11 |
Definition at line 2621 of file riscv-tdep.h.
#define CSR_HPMCOUNTER17H 0xc91 |
Definition at line 2653 of file riscv-tdep.h.
#define CSR_HPMCOUNTER18 0xc12 |
Definition at line 2622 of file riscv-tdep.h.
#define CSR_HPMCOUNTER18H 0xc92 |
Definition at line 2654 of file riscv-tdep.h.
#define CSR_HPMCOUNTER19 0xc13 |
Definition at line 2623 of file riscv-tdep.h.
#define CSR_HPMCOUNTER19H 0xc93 |
Definition at line 2655 of file riscv-tdep.h.
#define CSR_HPMCOUNTER20 0xc14 |
Definition at line 2624 of file riscv-tdep.h.
#define CSR_HPMCOUNTER20H 0xc94 |
Definition at line 2656 of file riscv-tdep.h.
#define CSR_HPMCOUNTER21 0xc15 |
Definition at line 2625 of file riscv-tdep.h.
#define CSR_HPMCOUNTER21H 0xc95 |
Definition at line 2657 of file riscv-tdep.h.
#define CSR_HPMCOUNTER22 0xc16 |
Definition at line 2626 of file riscv-tdep.h.
#define CSR_HPMCOUNTER22H 0xc96 |
Definition at line 2658 of file riscv-tdep.h.
#define CSR_HPMCOUNTER23 0xc17 |
Definition at line 2627 of file riscv-tdep.h.
#define CSR_HPMCOUNTER23H 0xc97 |
Definition at line 2659 of file riscv-tdep.h.
#define CSR_HPMCOUNTER24 0xc18 |
Definition at line 2628 of file riscv-tdep.h.
#define CSR_HPMCOUNTER24H 0xc98 |
Definition at line 2660 of file riscv-tdep.h.
#define CSR_HPMCOUNTER25 0xc19 |
Definition at line 2629 of file riscv-tdep.h.
#define CSR_HPMCOUNTER25H 0xc99 |
Definition at line 2661 of file riscv-tdep.h.
#define CSR_HPMCOUNTER26 0xc1a |
Definition at line 2630 of file riscv-tdep.h.
#define CSR_HPMCOUNTER26H 0xc9a |
Definition at line 2662 of file riscv-tdep.h.
#define CSR_HPMCOUNTER27 0xc1b |
Definition at line 2631 of file riscv-tdep.h.
#define CSR_HPMCOUNTER27H 0xc9b |
Definition at line 2663 of file riscv-tdep.h.
#define CSR_HPMCOUNTER28 0xc1c |
Definition at line 2632 of file riscv-tdep.h.
#define CSR_HPMCOUNTER28H 0xc9c |
Definition at line 2664 of file riscv-tdep.h.
#define CSR_HPMCOUNTER29 0xc1d |
Definition at line 2633 of file riscv-tdep.h.
#define CSR_HPMCOUNTER29H 0xc9d |
Definition at line 2665 of file riscv-tdep.h.
#define CSR_HPMCOUNTER3 0xc03 |
Definition at line 2607 of file riscv-tdep.h.
#define CSR_HPMCOUNTER30 0xc1e |
Definition at line 2634 of file riscv-tdep.h.
#define CSR_HPMCOUNTER30H 0xc9e |
Definition at line 2666 of file riscv-tdep.h.
#define CSR_HPMCOUNTER31 0xc1f |
Definition at line 2635 of file riscv-tdep.h.
#define CSR_HPMCOUNTER31H 0xc9f |
Definition at line 2667 of file riscv-tdep.h.
#define CSR_HPMCOUNTER3H 0xc83 |
Definition at line 2639 of file riscv-tdep.h.
#define CSR_HPMCOUNTER4 0xc04 |
Definition at line 2608 of file riscv-tdep.h.
#define CSR_HPMCOUNTER4H 0xc84 |
Definition at line 2640 of file riscv-tdep.h.
#define CSR_HPMCOUNTER5 0xc05 |
Definition at line 2609 of file riscv-tdep.h.
#define CSR_HPMCOUNTER5H 0xc85 |
Definition at line 2641 of file riscv-tdep.h.
#define CSR_HPMCOUNTER6 0xc06 |
Definition at line 2610 of file riscv-tdep.h.
#define CSR_HPMCOUNTER6H 0xc86 |
Definition at line 2642 of file riscv-tdep.h.
#define CSR_HPMCOUNTER7 0xc07 |
Definition at line 2611 of file riscv-tdep.h.
#define CSR_HPMCOUNTER7H 0xc87 |
Definition at line 2643 of file riscv-tdep.h.
#define CSR_HPMCOUNTER8 0xc08 |
Definition at line 2612 of file riscv-tdep.h.
#define CSR_HPMCOUNTER8H 0xc88 |
Definition at line 2644 of file riscv-tdep.h.
#define CSR_HPMCOUNTER9 0xc09 |
Definition at line 2613 of file riscv-tdep.h.
#define CSR_HPMCOUNTER9H 0xc89 |
Definition at line 2645 of file riscv-tdep.h.
#define CSR_HSTATEEN0 0x60c |
Definition at line 2946 of file riscv-tdep.h.
#define CSR_HSTATEEN0H 0x61c |
Definition at line 2954 of file riscv-tdep.h.
#define CSR_HSTATEEN1 0x60d |
Definition at line 2947 of file riscv-tdep.h.
#define CSR_HSTATEEN1H 0x61d |
Definition at line 2955 of file riscv-tdep.h.
#define CSR_HSTATEEN2 0x60e |
Definition at line 2948 of file riscv-tdep.h.
#define CSR_HSTATEEN2H 0x61e |
Definition at line 2956 of file riscv-tdep.h.
#define CSR_HSTATEEN3 0x60f |
Definition at line 2949 of file riscv-tdep.h.
#define CSR_HSTATEEN3H 0x61f |
Definition at line 2957 of file riscv-tdep.h.
#define CSR_HSTATUS 0x600 |
Definition at line 2878 of file riscv-tdep.h.
#define CSR_HTIMEDELTA 0x605 |
Definition at line 2892 of file riscv-tdep.h.
#define CSR_HTIMEDELTAH 0x615 |
Definition at line 2893 of file riscv-tdep.h.
#define CSR_HTINST 0x64a |
Definition at line 2887 of file riscv-tdep.h.
#define CSR_HTVAL 0x643 |
Definition at line 2884 of file riscv-tdep.h.
#define CSR_HVICTL 0x609 |
Definition at line 2966 of file riscv-tdep.h.
#define CSR_HVIEN 0x608 |
Definition at line 2965 of file riscv-tdep.h.
#define CSR_HVIENH 0x618 |
Definition at line 2974 of file riscv-tdep.h.
#define CSR_HVIP 0x645 |
Definition at line 2886 of file riscv-tdep.h.
#define CSR_HVIPH 0x655 |
Definition at line 2975 of file riscv-tdep.h.
#define CSR_HVIPRIO1 0x646 |
Definition at line 2967 of file riscv-tdep.h.
#define CSR_HVIPRIO1H 0x656 |
Definition at line 2976 of file riscv-tdep.h.
#define CSR_HVIPRIO2 0x647 |
Definition at line 2968 of file riscv-tdep.h.
#define CSR_HVIPRIO2H 0x657 |
Definition at line 2977 of file riscv-tdep.h.
#define CSR_INSTRET 0xc02 |
Definition at line 2606 of file riscv-tdep.h.
#define CSR_INSTRETH 0xc82 |
Definition at line 2638 of file riscv-tdep.h.
#define CSR_MARCHID 0xf12 |
Definition at line 2682 of file riscv-tdep.h.
#define CSR_MBASE 0x380 |
Definition at line 2904 of file riscv-tdep.h.
#define CSR_MBOUND 0x381 |
Definition at line 2905 of file riscv-tdep.h.
#define CSR_MCAUSE 0x342 |
Definition at line 2696 of file riscv-tdep.h.
#define CSR_MCONFIGPTR 0xf15 |
Definition at line 2685 of file riscv-tdep.h.
#define CSR_MCONTEXT 0x7a8 |
Definition at line 3033 of file riscv-tdep.h.
#define CSR_MCOUNTEREN 0x306 |
Definition at line 2692 of file riscv-tdep.h.
#define CSR_MCOUNTINHIBIT 0x320 |
Definition at line 2847 of file riscv-tdep.h.
#define CSR_MCYCLE 0xb00 |
Definition at line 2785 of file riscv-tdep.h.
#define CSR_MCYCLECFG 0x321 |
Definition at line 2933 of file riscv-tdep.h.
#define CSR_MCYCLECFGH 0x721 |
Definition at line 2935 of file riscv-tdep.h.
#define CSR_MCYCLEH 0xb80 |
Definition at line 2816 of file riscv-tdep.h.
#define CSR_MDBASE 0x384 |
Definition at line 2908 of file riscv-tdep.h.
#define CSR_MDBOUND 0x385 |
Definition at line 2909 of file riscv-tdep.h.
#define CSR_MEDELEG 0x302 |
Definition at line 2688 of file riscv-tdep.h.
#define CSR_MENVCFG 0x30a |
Definition at line 2701 of file riscv-tdep.h.
#define CSR_MENVCFGH 0x31a |
Definition at line 2702 of file riscv-tdep.h.
#define CSR_MEPC 0x341 |
Definition at line 2695 of file riscv-tdep.h.
#define CSR_MHARTID 0xf14 |
Definition at line 2684 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER10 0xb0a |
Definition at line 2794 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER10H 0xb8a |
Definition at line 2825 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER11 0xb0b |
Definition at line 2795 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER11H 0xb8b |
Definition at line 2826 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER12 0xb0c |
Definition at line 2796 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER12H 0xb8c |
Definition at line 2827 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER13 0xb0d |
Definition at line 2797 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER13H 0xb8d |
Definition at line 2828 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER14 0xb0e |
Definition at line 2798 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER14H 0xb8e |
Definition at line 2829 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER15 0xb0f |
Definition at line 2799 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER15H 0xb8f |
Definition at line 2830 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER16 0xb10 |
Definition at line 2800 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER16H 0xb90 |
Definition at line 2831 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER17 0xb11 |
Definition at line 2801 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER17H 0xb91 |
Definition at line 2832 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER18 0xb12 |
Definition at line 2802 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER18H 0xb92 |
Definition at line 2833 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER19 0xb13 |
Definition at line 2803 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER19H 0xb93 |
Definition at line 2834 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER20 0xb14 |
Definition at line 2804 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER20H 0xb94 |
Definition at line 2835 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER21 0xb15 |
Definition at line 2805 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER21H 0xb95 |
Definition at line 2836 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER22 0xb16 |
Definition at line 2806 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER22H 0xb96 |
Definition at line 2837 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER23 0xb17 |
Definition at line 2807 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER23H 0xb97 |
Definition at line 2838 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER24 0xb18 |
Definition at line 2808 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER24H 0xb98 |
Definition at line 2839 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER25 0xb19 |
Definition at line 2809 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER25H 0xb99 |
Definition at line 2840 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER26 0xb1a |
Definition at line 2810 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER26H 0xb9a |
Definition at line 2841 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER27 0xb1b |
Definition at line 2811 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER27H 0xb9b |
Definition at line 2842 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER28 0xb1c |
Definition at line 2812 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER28H 0xb9c |
Definition at line 2843 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER29 0xb1d |
Definition at line 2813 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER29H 0xb9d |
Definition at line 2844 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER3 0xb03 |
Definition at line 2787 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER30 0xb1e |
Definition at line 2814 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER30H 0xb9e |
Definition at line 2845 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER31 0xb1f |
Definition at line 2815 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER31H 0xb9f |
Definition at line 2846 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER3H 0xb83 |
Definition at line 2818 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER4 0xb04 |
Definition at line 2788 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER4H 0xb84 |
Definition at line 2819 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER5 0xb05 |
Definition at line 2789 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER5H 0xb85 |
Definition at line 2820 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER6 0xb06 |
Definition at line 2790 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER6H 0xb86 |
Definition at line 2821 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER7 0xb07 |
Definition at line 2791 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER7H 0xb87 |
Definition at line 2822 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER8 0xb08 |
Definition at line 2792 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER8H 0xb88 |
Definition at line 2823 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER9 0xb09 |
Definition at line 2793 of file riscv-tdep.h.
#define CSR_MHPMCOUNTER9H 0xb89 |
Definition at line 2824 of file riscv-tdep.h.
#define CSR_MHPMEVENT10 0x32a |
Definition at line 2855 of file riscv-tdep.h.
#define CSR_MHPMEVENT10H 0x72a |
Definition at line 2989 of file riscv-tdep.h.
#define CSR_MHPMEVENT11 0x32b |
Definition at line 2856 of file riscv-tdep.h.
#define CSR_MHPMEVENT11H 0x72b |
Definition at line 2990 of file riscv-tdep.h.
#define CSR_MHPMEVENT12 0x32c |
Definition at line 2857 of file riscv-tdep.h.
#define CSR_MHPMEVENT12H 0x72c |
Definition at line 2991 of file riscv-tdep.h.
#define CSR_MHPMEVENT13 0x32d |
Definition at line 2858 of file riscv-tdep.h.
#define CSR_MHPMEVENT13H 0x72d |
Definition at line 2992 of file riscv-tdep.h.
#define CSR_MHPMEVENT14 0x32e |
Definition at line 2859 of file riscv-tdep.h.
#define CSR_MHPMEVENT14H 0x72e |
Definition at line 2993 of file riscv-tdep.h.
#define CSR_MHPMEVENT15 0x32f |
Definition at line 2860 of file riscv-tdep.h.
#define CSR_MHPMEVENT15H 0x72f |
Definition at line 2994 of file riscv-tdep.h.
#define CSR_MHPMEVENT16 0x330 |
Definition at line 2861 of file riscv-tdep.h.
#define CSR_MHPMEVENT16H 0x730 |
Definition at line 2995 of file riscv-tdep.h.
#define CSR_MHPMEVENT17 0x331 |
Definition at line 2862 of file riscv-tdep.h.
#define CSR_MHPMEVENT17H 0x731 |
Definition at line 2996 of file riscv-tdep.h.
#define CSR_MHPMEVENT18 0x332 |
Definition at line 2863 of file riscv-tdep.h.
#define CSR_MHPMEVENT18H 0x732 |
Definition at line 2997 of file riscv-tdep.h.
#define CSR_MHPMEVENT19 0x333 |
Definition at line 2864 of file riscv-tdep.h.
#define CSR_MHPMEVENT19H 0x733 |
Definition at line 2998 of file riscv-tdep.h.
#define CSR_MHPMEVENT20 0x334 |
Definition at line 2865 of file riscv-tdep.h.
#define CSR_MHPMEVENT20H 0x734 |
Definition at line 2999 of file riscv-tdep.h.
#define CSR_MHPMEVENT21 0x335 |
Definition at line 2866 of file riscv-tdep.h.
#define CSR_MHPMEVENT21H 0x735 |
Definition at line 3000 of file riscv-tdep.h.
#define CSR_MHPMEVENT22 0x336 |
Definition at line 2867 of file riscv-tdep.h.
#define CSR_MHPMEVENT22H 0x736 |
Definition at line 3001 of file riscv-tdep.h.
#define CSR_MHPMEVENT23 0x337 |
Definition at line 2868 of file riscv-tdep.h.
#define CSR_MHPMEVENT23H 0x737 |
Definition at line 3002 of file riscv-tdep.h.
#define CSR_MHPMEVENT24 0x338 |
Definition at line 2869 of file riscv-tdep.h.
#define CSR_MHPMEVENT24H 0x738 |
Definition at line 3003 of file riscv-tdep.h.
#define CSR_MHPMEVENT25 0x339 |
Definition at line 2870 of file riscv-tdep.h.
#define CSR_MHPMEVENT25H 0x739 |
Definition at line 3004 of file riscv-tdep.h.
#define CSR_MHPMEVENT26 0x33a |
Definition at line 2871 of file riscv-tdep.h.
#define CSR_MHPMEVENT26H 0x73a |
Definition at line 3005 of file riscv-tdep.h.
#define CSR_MHPMEVENT27 0x33b |
Definition at line 2872 of file riscv-tdep.h.
#define CSR_MHPMEVENT27H 0x73b |
Definition at line 3006 of file riscv-tdep.h.
#define CSR_MHPMEVENT28 0x33c |
Definition at line 2873 of file riscv-tdep.h.
#define CSR_MHPMEVENT28H 0x73c |
Definition at line 3007 of file riscv-tdep.h.
#define CSR_MHPMEVENT29 0x33d |
Definition at line 2874 of file riscv-tdep.h.
#define CSR_MHPMEVENT29H 0x73d |
Definition at line 3008 of file riscv-tdep.h.
#define CSR_MHPMEVENT3 0x323 |
Definition at line 2848 of file riscv-tdep.h.
#define CSR_MHPMEVENT30 0x33e |
Definition at line 2875 of file riscv-tdep.h.
#define CSR_MHPMEVENT30H 0x73e |
Definition at line 3009 of file riscv-tdep.h.
#define CSR_MHPMEVENT31 0x33f |
Definition at line 2876 of file riscv-tdep.h.
#define CSR_MHPMEVENT31H 0x73f |
Definition at line 3010 of file riscv-tdep.h.
#define CSR_MHPMEVENT3H 0x723 |
Definition at line 2982 of file riscv-tdep.h.
#define CSR_MHPMEVENT4 0x324 |
Definition at line 2849 of file riscv-tdep.h.
#define CSR_MHPMEVENT4H 0x724 |
Definition at line 2983 of file riscv-tdep.h.
#define CSR_MHPMEVENT5 0x325 |
Definition at line 2850 of file riscv-tdep.h.
#define CSR_MHPMEVENT5H 0x725 |
Definition at line 2984 of file riscv-tdep.h.
#define CSR_MHPMEVENT6 0x326 |
Definition at line 2851 of file riscv-tdep.h.
#define CSR_MHPMEVENT6H 0x726 |
Definition at line 2985 of file riscv-tdep.h.
#define CSR_MHPMEVENT7 0x327 |
Definition at line 2852 of file riscv-tdep.h.
#define CSR_MHPMEVENT7H 0x727 |
Definition at line 2986 of file riscv-tdep.h.
#define CSR_MHPMEVENT8 0x328 |
Definition at line 2853 of file riscv-tdep.h.
#define CSR_MHPMEVENT8H 0x728 |
Definition at line 2987 of file riscv-tdep.h.
#define CSR_MHPMEVENT9 0x329 |
Definition at line 2854 of file riscv-tdep.h.
#define CSR_MHPMEVENT9H 0x729 |
Definition at line 2988 of file riscv-tdep.h.
#define CSR_MIBASE 0x382 |
Definition at line 2906 of file riscv-tdep.h.
#define CSR_MIBOUND 0x383 |
Definition at line 2907 of file riscv-tdep.h.
#define CSR_MIDELEG 0x303 |
Definition at line 2689 of file riscv-tdep.h.
#define CSR_MIDELEGH 0x313 |
Definition at line 2927 of file riscv-tdep.h.
#define CSR_MIE 0x304 |
Definition at line 2690 of file riscv-tdep.h.
#define CSR_MIEH 0x314 |
Definition at line 2928 of file riscv-tdep.h.
#define CSR_MIMPID 0xf13 |
Definition at line 2683 of file riscv-tdep.h.
#define CSR_MINSTRET 0xb02 |
Definition at line 2786 of file riscv-tdep.h.
#define CSR_MINSTRETCFG 0x322 |
Definition at line 2934 of file riscv-tdep.h.
#define CSR_MINSTRETCFGH 0x722 |
Definition at line 2936 of file riscv-tdep.h.
#define CSR_MINSTRETH 0xb82 |
Definition at line 2817 of file riscv-tdep.h.
#define CSR_MIP 0x344 |
Definition at line 2698 of file riscv-tdep.h.
#define CSR_MIPH 0x354 |
Definition at line 2931 of file riscv-tdep.h.
#define CSR_MIREG 0x351 |
Definition at line 2922 of file riscv-tdep.h.
#define CSR_MISA 0x301 |
Definition at line 2687 of file riscv-tdep.h.
#define CSR_MISELECT 0x350 |
Definition at line 2921 of file riscv-tdep.h.
#define CSR_MSCONTEXT 0x7aa |
Definition at line 3034 of file riscv-tdep.h.
#define CSR_MSCRATCH 0x340 |
Definition at line 2694 of file riscv-tdep.h.
#define CSR_MSECCFG 0x747 |
Definition at line 2703 of file riscv-tdep.h.
#define CSR_MSECCFGH 0x757 |
Definition at line 2704 of file riscv-tdep.h.
#define CSR_MSTATEEN0 0x30c |
Definition at line 2938 of file riscv-tdep.h.
#define CSR_MSTATEEN0H 0x31c |
Definition at line 2950 of file riscv-tdep.h.
#define CSR_MSTATEEN1 0x30d |
Definition at line 2939 of file riscv-tdep.h.
#define CSR_MSTATEEN1H 0x31d |
Definition at line 2951 of file riscv-tdep.h.
#define CSR_MSTATEEN2 0x30e |
Definition at line 2940 of file riscv-tdep.h.
#define CSR_MSTATEEN2H 0x31e |
Definition at line 2952 of file riscv-tdep.h.
#define CSR_MSTATEEN3 0x30f |
Definition at line 2941 of file riscv-tdep.h.
#define CSR_MSTATEEN3H 0x31f |
Definition at line 2953 of file riscv-tdep.h.
#define CSR_MSTATUS 0x300 |
Definition at line 2686 of file riscv-tdep.h.
#define CSR_MSTATUSH 0x310 |
Definition at line 2693 of file riscv-tdep.h.
#define CSR_MTINST 0x34a |
Definition at line 2699 of file riscv-tdep.h.
#define CSR_MTOPEI 0x35c |
Definition at line 2923 of file riscv-tdep.h.
#define CSR_MTOPI 0xfb0 |
Definition at line 2924 of file riscv-tdep.h.
#define CSR_MTVAL 0x343 |
Definition at line 2697 of file riscv-tdep.h.
#define CSR_MTVAL2 0x34b |
Definition at line 2700 of file riscv-tdep.h.
#define CSR_MTVEC 0x305 |
Definition at line 2691 of file riscv-tdep.h.
#define CSR_MVENDORID 0xf11 |
Definition at line 2681 of file riscv-tdep.h.
#define CSR_MVIEN 0x308 |
Definition at line 2925 of file riscv-tdep.h.
#define CSR_MVIENH 0x318 |
Definition at line 2929 of file riscv-tdep.h.
#define CSR_MVIP 0x309 |
Definition at line 2926 of file riscv-tdep.h.
#define CSR_MVIPH 0x319 |
Definition at line 2930 of file riscv-tdep.h.
#define CSR_PMPADDR0 0x3b0 |
Definition at line 2721 of file riscv-tdep.h.
#define CSR_PMPADDR1 0x3b1 |
Definition at line 2722 of file riscv-tdep.h.
#define CSR_PMPADDR10 0x3ba |
Definition at line 2731 of file riscv-tdep.h.
#define CSR_PMPADDR11 0x3bb |
Definition at line 2732 of file riscv-tdep.h.
#define CSR_PMPADDR12 0x3bc |
Definition at line 2733 of file riscv-tdep.h.
#define CSR_PMPADDR13 0x3bd |
Definition at line 2734 of file riscv-tdep.h.
#define CSR_PMPADDR14 0x3be |
Definition at line 2735 of file riscv-tdep.h.
#define CSR_PMPADDR15 0x3bf |
Definition at line 2736 of file riscv-tdep.h.
#define CSR_PMPADDR16 0x3c0 |
Definition at line 2737 of file riscv-tdep.h.
#define CSR_PMPADDR17 0x3c1 |
Definition at line 2738 of file riscv-tdep.h.
#define CSR_PMPADDR18 0x3c2 |
Definition at line 2739 of file riscv-tdep.h.
#define CSR_PMPADDR19 0x3c3 |
Definition at line 2740 of file riscv-tdep.h.
#define CSR_PMPADDR2 0x3b2 |
Definition at line 2723 of file riscv-tdep.h.
#define CSR_PMPADDR20 0x3c4 |
Definition at line 2741 of file riscv-tdep.h.
#define CSR_PMPADDR21 0x3c5 |
Definition at line 2742 of file riscv-tdep.h.
#define CSR_PMPADDR22 0x3c6 |
Definition at line 2743 of file riscv-tdep.h.
#define CSR_PMPADDR23 0x3c7 |
Definition at line 2744 of file riscv-tdep.h.
#define CSR_PMPADDR24 0x3c8 |
Definition at line 2745 of file riscv-tdep.h.
#define CSR_PMPADDR25 0x3c9 |
Definition at line 2746 of file riscv-tdep.h.
#define CSR_PMPADDR26 0x3ca |
Definition at line 2747 of file riscv-tdep.h.
#define CSR_PMPADDR27 0x3cb |
Definition at line 2748 of file riscv-tdep.h.
#define CSR_PMPADDR28 0x3cc |
Definition at line 2749 of file riscv-tdep.h.
#define CSR_PMPADDR29 0x3cd |
Definition at line 2750 of file riscv-tdep.h.
#define CSR_PMPADDR3 0x3b3 |
Definition at line 2724 of file riscv-tdep.h.
#define CSR_PMPADDR30 0x3ce |
Definition at line 2751 of file riscv-tdep.h.
#define CSR_PMPADDR31 0x3cf |
Definition at line 2752 of file riscv-tdep.h.
#define CSR_PMPADDR32 0x3d0 |
Definition at line 2753 of file riscv-tdep.h.
#define CSR_PMPADDR33 0x3d1 |
Definition at line 2754 of file riscv-tdep.h.
#define CSR_PMPADDR34 0x3d2 |
Definition at line 2755 of file riscv-tdep.h.
#define CSR_PMPADDR35 0x3d3 |
Definition at line 2756 of file riscv-tdep.h.
#define CSR_PMPADDR36 0x3d4 |
Definition at line 2757 of file riscv-tdep.h.
#define CSR_PMPADDR37 0x3d5 |
Definition at line 2758 of file riscv-tdep.h.
#define CSR_PMPADDR38 0x3d6 |
Definition at line 2759 of file riscv-tdep.h.
#define CSR_PMPADDR39 0x3d7 |
Definition at line 2760 of file riscv-tdep.h.
#define CSR_PMPADDR4 0x3b4 |
Definition at line 2725 of file riscv-tdep.h.
#define CSR_PMPADDR40 0x3d8 |
Definition at line 2761 of file riscv-tdep.h.
#define CSR_PMPADDR41 0x3d9 |
Definition at line 2762 of file riscv-tdep.h.
#define CSR_PMPADDR42 0x3da |
Definition at line 2763 of file riscv-tdep.h.
#define CSR_PMPADDR43 0x3db |
Definition at line 2764 of file riscv-tdep.h.
#define CSR_PMPADDR44 0x3dc |
Definition at line 2765 of file riscv-tdep.h.
#define CSR_PMPADDR45 0x3dd |
Definition at line 2766 of file riscv-tdep.h.
#define CSR_PMPADDR46 0x3de |
Definition at line 2767 of file riscv-tdep.h.
#define CSR_PMPADDR47 0x3df |
Definition at line 2768 of file riscv-tdep.h.
#define CSR_PMPADDR48 0x3e0 |
Definition at line 2769 of file riscv-tdep.h.
#define CSR_PMPADDR49 0x3e1 |
Definition at line 2770 of file riscv-tdep.h.
#define CSR_PMPADDR5 0x3b5 |
Definition at line 2726 of file riscv-tdep.h.
#define CSR_PMPADDR50 0x3e2 |
Definition at line 2771 of file riscv-tdep.h.
#define CSR_PMPADDR51 0x3e3 |
Definition at line 2772 of file riscv-tdep.h.
#define CSR_PMPADDR52 0x3e4 |
Definition at line 2773 of file riscv-tdep.h.
#define CSR_PMPADDR53 0x3e5 |
Definition at line 2774 of file riscv-tdep.h.
#define CSR_PMPADDR54 0x3e6 |
Definition at line 2775 of file riscv-tdep.h.
#define CSR_PMPADDR55 0x3e7 |
Definition at line 2776 of file riscv-tdep.h.
#define CSR_PMPADDR56 0x3e8 |
Definition at line 2777 of file riscv-tdep.h.
#define CSR_PMPADDR57 0x3e9 |
Definition at line 2778 of file riscv-tdep.h.
#define CSR_PMPADDR58 0x3ea |
Definition at line 2779 of file riscv-tdep.h.
#define CSR_PMPADDR59 0x3eb |
Definition at line 2780 of file riscv-tdep.h.
#define CSR_PMPADDR6 0x3b6 |
Definition at line 2727 of file riscv-tdep.h.
#define CSR_PMPADDR60 0x3ec |
Definition at line 2781 of file riscv-tdep.h.
#define CSR_PMPADDR61 0x3ed |
Definition at line 2782 of file riscv-tdep.h.
#define CSR_PMPADDR62 0x3ee |
Definition at line 2783 of file riscv-tdep.h.
#define CSR_PMPADDR63 0x3ef |
Definition at line 2784 of file riscv-tdep.h.
#define CSR_PMPADDR7 0x3b7 |
Definition at line 2728 of file riscv-tdep.h.
#define CSR_PMPADDR8 0x3b8 |
Definition at line 2729 of file riscv-tdep.h.
#define CSR_PMPADDR9 0x3b9 |
Definition at line 2730 of file riscv-tdep.h.
#define CSR_PMPCFG0 0x3a0 |
Definition at line 2705 of file riscv-tdep.h.
#define CSR_PMPCFG1 0x3a1 |
Definition at line 2706 of file riscv-tdep.h.
#define CSR_PMPCFG10 0x3aa |
Definition at line 2715 of file riscv-tdep.h.
#define CSR_PMPCFG11 0x3ab |
Definition at line 2716 of file riscv-tdep.h.
#define CSR_PMPCFG12 0x3ac |
Definition at line 2717 of file riscv-tdep.h.
#define CSR_PMPCFG13 0x3ad |
Definition at line 2718 of file riscv-tdep.h.
#define CSR_PMPCFG14 0x3ae |
Definition at line 2719 of file riscv-tdep.h.
#define CSR_PMPCFG15 0x3af |
Definition at line 2720 of file riscv-tdep.h.
#define CSR_PMPCFG2 0x3a2 |
Definition at line 2707 of file riscv-tdep.h.
#define CSR_PMPCFG3 0x3a3 |
Definition at line 2708 of file riscv-tdep.h.
#define CSR_PMPCFG4 0x3a4 |
Definition at line 2709 of file riscv-tdep.h.
#define CSR_PMPCFG5 0x3a5 |
Definition at line 2710 of file riscv-tdep.h.
#define CSR_PMPCFG6 0x3a6 |
Definition at line 2711 of file riscv-tdep.h.
#define CSR_PMPCFG7 0x3a7 |
Definition at line 2712 of file riscv-tdep.h.
#define CSR_PMPCFG8 0x3a8 |
Definition at line 2713 of file riscv-tdep.h.
#define CSR_PMPCFG9 0x3a9 |
Definition at line 2714 of file riscv-tdep.h.
#define CSR_SATP 0x180 |
Definition at line 2679 of file riscv-tdep.h.
#define CSR_SCAUSE 0x142 |
Definition at line 2676 of file riscv-tdep.h.
#define CSR_SCONTEXT 0x5a8 |
Definition at line 3032 of file riscv-tdep.h.
#define CSR_SCOUNTEREN 0x106 |
Definition at line 2672 of file riscv-tdep.h.
#define CSR_SCOUNTOVF 0xda0 |
Definition at line 2981 of file riscv-tdep.h.
#define CSR_SEDELEG 0x102 |
Definition at line 2918 of file riscv-tdep.h.
#define CSR_SEED 0x015 |
Definition at line 3036 of file riscv-tdep.h.
#define CSR_SENVCFG 0x10a |
Definition at line 2673 of file riscv-tdep.h.
#define CSR_SEPC 0x141 |
Definition at line 2675 of file riscv-tdep.h.
#define CSR_SIDELEG 0x103 |
Definition at line 2919 of file riscv-tdep.h.
#define CSR_SIE 0x104 |
Definition at line 2670 of file riscv-tdep.h.
#define CSR_SIEH 0x114 |
Definition at line 2963 of file riscv-tdep.h.
#define CSR_SIP 0x144 |
Definition at line 2678 of file riscv-tdep.h.
#define CSR_SIPH 0x154 |
Definition at line 2964 of file riscv-tdep.h.
#define CSR_SIREG 0x151 |
Definition at line 2960 of file riscv-tdep.h.
#define CSR_SISELECT 0x150 |
Definition at line 2959 of file riscv-tdep.h.
#define CSR_SSCRATCH 0x140 |
Definition at line 2674 of file riscv-tdep.h.
#define CSR_SSTATEEN0 0x10c |
Definition at line 2942 of file riscv-tdep.h.
#define CSR_SSTATEEN1 0x10d |
Definition at line 2943 of file riscv-tdep.h.
#define CSR_SSTATEEN2 0x10e |
Definition at line 2944 of file riscv-tdep.h.
#define CSR_SSTATEEN3 0x10f |
Definition at line 2945 of file riscv-tdep.h.
#define CSR_SSTATUS 0x100 |
Definition at line 2669 of file riscv-tdep.h.
#define CSR_STIMECMP 0x14d |
Definition at line 3012 of file riscv-tdep.h.
#define CSR_STIMECMPH 0x15d |
Definition at line 3013 of file riscv-tdep.h.
#define CSR_STOPEI 0x15c |
Definition at line 2961 of file riscv-tdep.h.
#define CSR_STOPI 0xdb0 |
Definition at line 2962 of file riscv-tdep.h.
#define CSR_STVAL 0x143 |
Definition at line 2677 of file riscv-tdep.h.
#define CSR_STVEC 0x105 |
Definition at line 2671 of file riscv-tdep.h.
#define CSR_TCONTROL 0x7a5 |
Definition at line 3030 of file riscv-tdep.h.
#define CSR_TDATA1 0x7a1 |
Definition at line 3026 of file riscv-tdep.h.
#define CSR_TDATA2 0x7a2 |
Definition at line 3027 of file riscv-tdep.h.
#define CSR_TDATA3 0x7a3 |
Definition at line 3028 of file riscv-tdep.h.
#define CSR_TIME 0xc01 |
Definition at line 2605 of file riscv-tdep.h.
#define CSR_TIMEH 0xc81 |
Definition at line 2637 of file riscv-tdep.h.
#define CSR_TINFO 0x7a4 |
Definition at line 3029 of file riscv-tdep.h.
#define CSR_TSELECT 0x7a0 |
Definition at line 3025 of file riscv-tdep.h.
#define CSR_UCAUSE 0x42 |
Definition at line 2915 of file riscv-tdep.h.
#define CSR_UEPC 0x41 |
Definition at line 2914 of file riscv-tdep.h.
#define CSR_UIE 0x4 |
Definition at line 2911 of file riscv-tdep.h.
#define CSR_UIP 0x44 |
Definition at line 2917 of file riscv-tdep.h.
#define CSR_USCRATCH 0x40 |
Definition at line 2913 of file riscv-tdep.h.
#define CSR_USTATUS 0x0 |
Definition at line 2910 of file riscv-tdep.h.
#define CSR_UTVAL 0x43 |
Definition at line 2916 of file riscv-tdep.h.
#define CSR_UTVEC 0x5 |
Definition at line 2912 of file riscv-tdep.h.
#define CSR_VCSR 0x00f |
Definition at line 3041 of file riscv-tdep.h.
#define CSR_VL 0xc20 |
Definition at line 3042 of file riscv-tdep.h.
#define CSR_VLENB 0xc22 |
Definition at line 3044 of file riscv-tdep.h.
#define CSR_VSATP 0x280 |
Definition at line 2902 of file riscv-tdep.h.
#define CSR_VSCAUSE 0x242 |
Definition at line 2899 of file riscv-tdep.h.
#define CSR_VSEPC 0x241 |
Definition at line 2898 of file riscv-tdep.h.
#define CSR_VSIE 0x204 |
Definition at line 2895 of file riscv-tdep.h.
#define CSR_VSIEH 0x214 |
Definition at line 2978 of file riscv-tdep.h.
#define CSR_VSIP 0x244 |
Definition at line 2901 of file riscv-tdep.h.
#define CSR_VSIPH 0x254 |
Definition at line 2979 of file riscv-tdep.h.
#define CSR_VSIREG 0x251 |
Definition at line 2970 of file riscv-tdep.h.
#define CSR_VSISELECT 0x250 |
Definition at line 2969 of file riscv-tdep.h.
#define CSR_VSSCRATCH 0x240 |
Definition at line 2897 of file riscv-tdep.h.
#define CSR_VSSTATUS 0x200 |
Definition at line 2894 of file riscv-tdep.h.
#define CSR_VSTART 0x008 |
Definition at line 3038 of file riscv-tdep.h.
#define CSR_VSTIMECMP 0x24d |
Definition at line 3014 of file riscv-tdep.h.
#define CSR_VSTIMECMPH 0x25d |
Definition at line 3015 of file riscv-tdep.h.
#define CSR_VSTOPEI 0x25c |
Definition at line 2971 of file riscv-tdep.h.
#define CSR_VSTOPI 0xeb0 |
Definition at line 2972 of file riscv-tdep.h.
#define CSR_VSTVAL 0x243 |
Definition at line 2900 of file riscv-tdep.h.
#define CSR_VSTVEC 0x205 |
Definition at line 2896 of file riscv-tdep.h.
#define CSR_VTYPE 0xc21 |
Definition at line 3043 of file riscv-tdep.h.
#define CSR_VXRM 0x00a |
Definition at line 3040 of file riscv-tdep.h.
#define CSR_VXSAT 0x009 |
Definition at line 3039 of file riscv-tdep.h.
#define DECLARE_CSR | ( | name, | |
num, | |||
class, | |||
define_version, | |||
abort_version ) |
Definition at line 49 of file riscv-tdep.h.
#define MASK_ADD 0xfe00707f |
Definition at line 152 of file riscv-tdep.h.
#define MASK_ADD_UW 0xfe00707f |
Definition at line 608 of file riscv-tdep.h.
#define MASK_ADDI 0x707f |
Definition at line 134 of file riscv-tdep.h.
#define MASK_ADDIW 0x707f |
Definition at line 172 of file riscv-tdep.h.
#define MASK_ADDW 0xfe00707f |
Definition at line 180 of file riscv-tdep.h.
#define MASK_AES32DSI 0x3e00707f |
Definition at line 798 of file riscv-tdep.h.
#define MASK_AES32DSMI 0x3e00707f |
Definition at line 796 of file riscv-tdep.h.
#define MASK_AES32ESI 0x3e00707f |
Definition at line 794 of file riscv-tdep.h.
#define MASK_AES32ESMI 0x3e00707f |
Definition at line 792 of file riscv-tdep.h.
#define MASK_AES64DS 0xfe00707f |
Definition at line 820 of file riscv-tdep.h.
#define MASK_AES64DSM 0xfe00707f |
Definition at line 818 of file riscv-tdep.h.
#define MASK_AES64ES 0xfe00707f |
Definition at line 816 of file riscv-tdep.h.
#define MASK_AES64ESM 0xfe00707f |
Definition at line 814 of file riscv-tdep.h.
#define MASK_AES64IM 0xfff0707f |
Definition at line 810 of file riscv-tdep.h.
#define MASK_AES64KS1I 0xff00707f |
Definition at line 808 of file riscv-tdep.h.
#define MASK_AES64KS2 0xfe00707f |
Definition at line 812 of file riscv-tdep.h.
#define MASK_AMOADD_D 0xf800707f |
Definition at line 268 of file riscv-tdep.h.
#define MASK_AMOADD_W 0xf800707f |
Definition at line 246 of file riscv-tdep.h.
#define MASK_AMOAND_D 0xf800707f |
Definition at line 274 of file riscv-tdep.h.
#define MASK_AMOAND_W 0xf800707f |
Definition at line 252 of file riscv-tdep.h.
#define MASK_AMOMAX_D 0xf800707f |
Definition at line 278 of file riscv-tdep.h.
#define MASK_AMOMAX_W 0xf800707f |
Definition at line 256 of file riscv-tdep.h.
#define MASK_AMOMAXU_D 0xf800707f |
Definition at line 282 of file riscv-tdep.h.
#define MASK_AMOMAXU_W 0xf800707f |
Definition at line 260 of file riscv-tdep.h.
#define MASK_AMOMIN_D 0xf800707f |
Definition at line 276 of file riscv-tdep.h.
#define MASK_AMOMIN_W 0xf800707f |
Definition at line 254 of file riscv-tdep.h.
#define MASK_AMOMINU_D 0xf800707f |
Definition at line 280 of file riscv-tdep.h.
#define MASK_AMOMINU_W 0xf800707f |
Definition at line 258 of file riscv-tdep.h.
#define MASK_AMOOR_D 0xf800707f |
Definition at line 272 of file riscv-tdep.h.
#define MASK_AMOOR_W 0xf800707f |
Definition at line 250 of file riscv-tdep.h.
#define MASK_AMOSWAP_D 0xf800707f |
Definition at line 284 of file riscv-tdep.h.
#define MASK_AMOSWAP_W 0xf800707f |
Definition at line 262 of file riscv-tdep.h.
#define MASK_AMOXOR_D 0xf800707f |
Definition at line 270 of file riscv-tdep.h.
#define MASK_AMOXOR_W 0xf800707f |
Definition at line 248 of file riscv-tdep.h.
#define MASK_AND 0xfe00707f |
Definition at line 170 of file riscv-tdep.h.
#define MASK_ANDI 0x707f |
Definition at line 150 of file riscv-tdep.h.
#define MASK_ANDN 0xfe00707f |
Definition at line 564 of file riscv-tdep.h.
#define MASK_AUIPC 0x7f |
Definition at line 132 of file riscv-tdep.h.
#define MASK_BCLR 0xfe00707f |
Definition at line 630 of file riscv-tdep.h.
#define MASK_BCLRI 0xfc00707f |
Definition at line 622 of file riscv-tdep.h.
#define MASK_BEQ 0x707f |
Definition at line 114 of file riscv-tdep.h.
#define MASK_BEXT 0xfe00707f |
Definition at line 636 of file riscv-tdep.h.
#define MASK_BEXTI 0xfc00707f |
Definition at line 628 of file riscv-tdep.h.
#define MASK_BGE 0x707f |
Definition at line 120 of file riscv-tdep.h.
#define MASK_BGEU 0x707f |
Definition at line 124 of file riscv-tdep.h.
#define MASK_BINV 0xfe00707f |
Definition at line 634 of file riscv-tdep.h.
#define MASK_BINVI 0xfc00707f |
Definition at line 626 of file riscv-tdep.h.
#define MASK_BLT 0x707f |
Definition at line 118 of file riscv-tdep.h.
#define MASK_BLTU 0x707f |
Definition at line 122 of file riscv-tdep.h.
#define MASK_BNE 0x707f |
Definition at line 116 of file riscv-tdep.h.
#define MASK_BSET 0xfe00707f |
Definition at line 632 of file riscv-tdep.h.
#define MASK_BSETI 0xfc00707f |
Definition at line 624 of file riscv-tdep.h.
#define MASK_C_ADD 0xf003 |
Definition at line 736 of file riscv-tdep.h.
#define MASK_C_ADDI 0xe003 |
Definition at line 688 of file riscv-tdep.h.
#define MASK_C_ADDI16SP 0xef83 |
Definition at line 746 of file riscv-tdep.h.
#define MASK_C_ADDI4SPN 0xe003 |
Definition at line 674 of file riscv-tdep.h.
#define MASK_C_ADDIW 0xe003 |
Definition at line 758 of file riscv-tdep.h.
#define MASK_C_ADDW 0xfc63 |
Definition at line 716 of file riscv-tdep.h.
#define MASK_C_AND 0xfc63 |
Definition at line 712 of file riscv-tdep.h.
#define MASK_C_ANDI 0xec03 |
Definition at line 704 of file riscv-tdep.h.
#define MASK_C_BEQZ 0xe003 |
Definition at line 720 of file riscv-tdep.h.
#define MASK_C_BNEZ 0xe003 |
Definition at line 722 of file riscv-tdep.h.
#define MASK_C_EBREAK 0xffff |
Definition at line 752 of file riscv-tdep.h.
#define MASK_C_FLD 0xe003 |
Definition at line 676 of file riscv-tdep.h.
#define MASK_C_FLDSP 0xe003 |
Definition at line 728 of file riscv-tdep.h.
#define MASK_C_FLW 0xe003 |
Definition at line 680 of file riscv-tdep.h.
#define MASK_C_FLWSP 0xe003 |
Definition at line 732 of file riscv-tdep.h.
#define MASK_C_FSD 0xe003 |
Definition at line 682 of file riscv-tdep.h.
#define MASK_C_FSDSP 0xe003 |
Definition at line 738 of file riscv-tdep.h.
#define MASK_C_FSW 0xe003 |
Definition at line 686 of file riscv-tdep.h.
#define MASK_C_FSWSP 0xe003 |
Definition at line 742 of file riscv-tdep.h.
#define MASK_C_J 0xe003 |
Definition at line 718 of file riscv-tdep.h.
#define MASK_C_JAL 0xe003 |
Definition at line 690 of file riscv-tdep.h.
#define MASK_C_JALR 0xf07f |
Definition at line 750 of file riscv-tdep.h.
#define MASK_C_JR 0xf07f |
Definition at line 748 of file riscv-tdep.h.
#define MASK_C_LBU 0xfc03 |
Definition at line 2266 of file riscv-tdep.h.
#define MASK_C_LD 0xe003 |
Definition at line 754 of file riscv-tdep.h.
#define MASK_C_LDSP 0xe003 |
Definition at line 760 of file riscv-tdep.h.
#define MASK_C_LH 0xfc43 |
Definition at line 2270 of file riscv-tdep.h.
#define MASK_C_LHU 0xfc43 |
Definition at line 2268 of file riscv-tdep.h.
#define MASK_C_LI 0xe003 |
Definition at line 692 of file riscv-tdep.h.
#define MASK_C_LUI 0xe003 |
Definition at line 694 of file riscv-tdep.h.
#define MASK_C_LW 0xe003 |
Definition at line 678 of file riscv-tdep.h.
#define MASK_C_LWSP 0xe003 |
Definition at line 730 of file riscv-tdep.h.
#define MASK_C_MUL 0xfc63 |
Definition at line 2288 of file riscv-tdep.h.
#define MASK_C_MV 0xf003 |
Definition at line 734 of file riscv-tdep.h.
#define MASK_C_NOP 0xffff |
Definition at line 744 of file riscv-tdep.h.
#define MASK_C_NOT 0xfc7f |
Definition at line 2286 of file riscv-tdep.h.
#define MASK_C_NTL_ALL 0xffff |
Definition at line 2368 of file riscv-tdep.h.
#define MASK_C_NTL_P1 0xffff |
Definition at line 2362 of file riscv-tdep.h.
#define MASK_C_NTL_PALL 0xffff |
Definition at line 2364 of file riscv-tdep.h.
#define MASK_C_NTL_S1 0xffff |
Definition at line 2366 of file riscv-tdep.h.
#define MASK_C_OR 0xfc63 |
Definition at line 710 of file riscv-tdep.h.
#define MASK_C_SB 0xfc03 |
Definition at line 2272 of file riscv-tdep.h.
#define MASK_C_SD 0xe003 |
Definition at line 756 of file riscv-tdep.h.
#define MASK_C_SDSP 0xe003 |
Definition at line 762 of file riscv-tdep.h.
#define MASK_C_SEXT_B 0xfc7f |
Definition at line 2278 of file riscv-tdep.h.
#define MASK_C_SEXT_H 0xfc7f |
Definition at line 2282 of file riscv-tdep.h.
#define MASK_C_SH 0xfc43 |
Definition at line 2274 of file riscv-tdep.h.
#define MASK_C_SLLI 0xe003 |
Definition at line 724 of file riscv-tdep.h.
#define MASK_C_SLLI64 0xf07f |
Definition at line 726 of file riscv-tdep.h.
#define MASK_C_SRAI 0xec03 |
Definition at line 700 of file riscv-tdep.h.
#define MASK_C_SRAI64 0xfc7f |
Definition at line 702 of file riscv-tdep.h.
#define MASK_C_SRLI 0xec03 |
Definition at line 696 of file riscv-tdep.h.
#define MASK_C_SRLI64 0xfc7f |
Definition at line 698 of file riscv-tdep.h.
#define MASK_C_SUB 0xfc63 |
Definition at line 706 of file riscv-tdep.h.
#define MASK_C_SUBW 0xfc63 |
Definition at line 714 of file riscv-tdep.h.
#define MASK_C_SW 0xe003 |
Definition at line 684 of file riscv-tdep.h.
#define MASK_C_SWSP 0xe003 |
Definition at line 740 of file riscv-tdep.h.
#define MASK_C_XOR 0xfc63 |
Definition at line 708 of file riscv-tdep.h.
#define MASK_C_ZEXT_B 0xfc7f |
Definition at line 2276 of file riscv-tdep.h.
#define MASK_C_ZEXT_H 0xfc7f |
Definition at line 2280 of file riscv-tdep.h.
#define MASK_C_ZEXT_W 0xfc7f |
Definition at line 2284 of file riscv-tdep.h.
#define MASK_CBO_CLEAN 0xfff07fff |
Definition at line 2340 of file riscv-tdep.h.
#define MASK_CBO_FLUSH 0xfff07fff |
Definition at line 2342 of file riscv-tdep.h.
#define MASK_CBO_INVAL 0xfff07fff |
Definition at line 2344 of file riscv-tdep.h.
#define MASK_CBO_ZERO 0xfff07fff |
Definition at line 2346 of file riscv-tdep.h.
#define MASK_CLMUL 0xfe00707f |
Definition at line 612 of file riscv-tdep.h.
#define MASK_CLMULH 0xfe00707f |
Definition at line 614 of file riscv-tdep.h.
#define MASK_CLMULR 0xfe00707f |
Definition at line 616 of file riscv-tdep.h.
#define MASK_CLZ 0xfff0707f |
Definition at line 540 of file riscv-tdep.h.
#define MASK_CLZW 0xfff0707f |
Definition at line 584 of file riscv-tdep.h.
#define MASK_CPOP 0xfff0707f |
Definition at line 544 of file riscv-tdep.h.
#define MASK_CPOPW 0xfff0707f |
Definition at line 588 of file riscv-tdep.h.
#define MASK_CSRRC 0x707f |
Definition at line 314 of file riscv-tdep.h.
#define MASK_CSRRCI 0x707f |
Definition at line 320 of file riscv-tdep.h.
#define MASK_CSRRS 0x707f |
Definition at line 312 of file riscv-tdep.h.
#define MASK_CSRRSI 0x707f |
Definition at line 318 of file riscv-tdep.h.
#define MASK_CSRRW 0x707f |
Definition at line 310 of file riscv-tdep.h.
#define MASK_CSRRWI 0x707f |
Definition at line 316 of file riscv-tdep.h.
#define MASK_CTZ 0xfff0707f |
Definition at line 542 of file riscv-tdep.h.
#define MASK_CTZW 0xfff0707f |
Definition at line 586 of file riscv-tdep.h.
#define MASK_CZERO_EQZ 0xfe00707f |
Definition at line 2349 of file riscv-tdep.h.
#define MASK_CZERO_NEZ 0xfe00707f |
Definition at line 2351 of file riscv-tdep.h.
#define MASK_DIV 0xfe00707f |
Definition at line 228 of file riscv-tdep.h.
#define MASK_DIVU 0xfe00707f |
Definition at line 230 of file riscv-tdep.h.
#define MASK_DIVUW 0xfe00707f |
Definition at line 240 of file riscv-tdep.h.
#define MASK_DIVW 0xfe00707f |
Definition at line 238 of file riscv-tdep.h.
#define MASK_DRET 0xffffffff |
Definition at line 302 of file riscv-tdep.h.
#define MASK_EBREAK 0xffffffff |
Definition at line 292 of file riscv-tdep.h.
#define MASK_ECALL 0xffffffff |
Definition at line 290 of file riscv-tdep.h.
#define MASK_FADD_D 0xfe00007f |
Definition at line 342 of file riscv-tdep.h.
#define MASK_FADD_H 0xfe00007f |
Definition at line 822 of file riscv-tdep.h.
#define MASK_FADD_Q 0xfe00007f |
Definition at line 366 of file riscv-tdep.h.
#define MASK_FADD_S 0xfe00007f |
Definition at line 322 of file riscv-tdep.h.
#define MASK_FCLASS_D 0xfff0707f |
Definition at line 434 of file riscv-tdep.h.
#define MASK_FCLASS_H 0xfff0707f |
Definition at line 858 of file riscv-tdep.h.
#define MASK_FCLASS_Q 0xfff0707f |
Definition at line 444 of file riscv-tdep.h.
#define MASK_FCLASS_S 0xfff0707f |
Definition at line 422 of file riscv-tdep.h.
#define MASK_FCVT_D_H 0xfff0007f |
Definition at line 880 of file riscv-tdep.h.
#define MASK_FCVT_D_L 0xfff0007f |
Definition at line 460 of file riscv-tdep.h.
#define MASK_FCVT_D_LU 0xfff0007f |
Definition at line 462 of file riscv-tdep.h.
#define MASK_FCVT_D_Q 0xfff0007f |
Definition at line 388 of file riscv-tdep.h.
#define MASK_FCVT_D_S 0xfff0007f |
Definition at line 362 of file riscv-tdep.h.
#define MASK_FCVT_D_W 0xfff0007f |
Definition at line 456 of file riscv-tdep.h.
#define MASK_FCVT_D_WU 0xfff0007f |
Definition at line 458 of file riscv-tdep.h.
#define MASK_FCVT_H_D 0xfff0007f |
Definition at line 878 of file riscv-tdep.h.
#define MASK_FCVT_H_L 0xfff0007f |
Definition at line 890 of file riscv-tdep.h.
#define MASK_FCVT_H_LU 0xfff0007f |
Definition at line 892 of file riscv-tdep.h.
#define MASK_FCVT_H_Q 0xfff0007f |
Definition at line 882 of file riscv-tdep.h.
#define MASK_FCVT_H_S 0xfff0007f |
Definition at line 840 of file riscv-tdep.h.
#define MASK_FCVT_H_W 0xfff0007f |
Definition at line 860 of file riscv-tdep.h.
#define MASK_FCVT_H_WU 0xfff0007f |
Definition at line 862 of file riscv-tdep.h.
#define MASK_FCVT_L_D 0xfff0007f |
Definition at line 428 of file riscv-tdep.h.
#define MASK_FCVT_L_H 0xfff0007f |
Definition at line 886 of file riscv-tdep.h.
#define MASK_FCVT_L_Q 0xfff0007f |
Definition at line 440 of file riscv-tdep.h.
#define MASK_FCVT_L_S 0xfff0007f |
Definition at line 416 of file riscv-tdep.h.
#define MASK_FCVT_LU_D 0xfff0007f |
Definition at line 430 of file riscv-tdep.h.
#define MASK_FCVT_LU_H 0xfff0007f |
Definition at line 888 of file riscv-tdep.h.
#define MASK_FCVT_LU_Q 0xfff0007f |
Definition at line 442 of file riscv-tdep.h.
#define MASK_FCVT_LU_S 0xfff0007f |
Definition at line 418 of file riscv-tdep.h.
#define MASK_FCVT_Q_D 0xfff0007f |
Definition at line 390 of file riscv-tdep.h.
#define MASK_FCVT_Q_H 0xfff0007f |
Definition at line 884 of file riscv-tdep.h.
#define MASK_FCVT_Q_L 0xfff0007f |
Definition at line 470 of file riscv-tdep.h.
#define MASK_FCVT_Q_LU 0xfff0007f |
Definition at line 472 of file riscv-tdep.h.
#define MASK_FCVT_Q_S 0xfff0007f |
Definition at line 386 of file riscv-tdep.h.
#define MASK_FCVT_Q_W 0xfff0007f |
Definition at line 466 of file riscv-tdep.h.
#define MASK_FCVT_Q_WU 0xfff0007f |
Definition at line 468 of file riscv-tdep.h.
#define MASK_FCVT_S_D 0xfff0007f |
Definition at line 360 of file riscv-tdep.h.
#define MASK_FCVT_S_H 0xfff0007f |
Definition at line 842 of file riscv-tdep.h.
#define MASK_FCVT_S_L 0xfff0007f |
Definition at line 450 of file riscv-tdep.h.
#define MASK_FCVT_S_LU 0xfff0007f |
Definition at line 452 of file riscv-tdep.h.
#define MASK_FCVT_S_Q 0xfff0007f |
Definition at line 384 of file riscv-tdep.h.
#define MASK_FCVT_S_W 0xfff0007f |
Definition at line 446 of file riscv-tdep.h.
#define MASK_FCVT_S_WU 0xfff0007f |
Definition at line 448 of file riscv-tdep.h.
#define MASK_FCVT_W_D 0xfff0007f |
Definition at line 424 of file riscv-tdep.h.
#define MASK_FCVT_W_H 0xfff0007f |
Definition at line 852 of file riscv-tdep.h.
#define MASK_FCVT_W_Q 0xfff0007f |
Definition at line 436 of file riscv-tdep.h.
#define MASK_FCVT_W_S 0xfff0007f |
Definition at line 412 of file riscv-tdep.h.
#define MASK_FCVT_WU_D 0xfff0007f |
Definition at line 426 of file riscv-tdep.h.
#define MASK_FCVT_WU_H 0xfff0007f |
Definition at line 854 of file riscv-tdep.h.
#define MASK_FCVT_WU_Q 0xfff0007f |
Definition at line 438 of file riscv-tdep.h.
#define MASK_FCVT_WU_S 0xfff0007f |
Definition at line 414 of file riscv-tdep.h.
#define MASK_FCVTMOD_W_D 0xfff0707f |
Definition at line 530 of file riscv-tdep.h.
#define MASK_FDIV_D 0xfe00007f |
Definition at line 348 of file riscv-tdep.h.
#define MASK_FDIV_H 0xfe00007f |
Definition at line 828 of file riscv-tdep.h.
#define MASK_FDIV_Q 0xfe00007f |
Definition at line 372 of file riscv-tdep.h.
#define MASK_FDIV_S 0xfe00007f |
Definition at line 328 of file riscv-tdep.h.
#define MASK_FENCE 0x707f |
Definition at line 214 of file riscv-tdep.h.
#define MASK_FENCE_I 0x707f |
Definition at line 216 of file riscv-tdep.h.
#define MASK_FENCE_TSO 0xfff0707f |
Definition at line 218 of file riscv-tdep.h.
#define MASK_FEQ_D 0xfe00707f |
Definition at line 404 of file riscv-tdep.h.
#define MASK_FEQ_H 0xfe00707f |
Definition at line 850 of file riscv-tdep.h.
#define MASK_FEQ_Q 0xfe00707f |
Definition at line 410 of file riscv-tdep.h.
#define MASK_FEQ_S 0xfe00707f |
Definition at line 398 of file riscv-tdep.h.
#define MASK_FLD 0x707f |
Definition at line 640 of file riscv-tdep.h.
#define MASK_FLE_D 0xfe00707f |
Definition at line 400 of file riscv-tdep.h.
#define MASK_FLE_H 0xfe00707f |
Definition at line 846 of file riscv-tdep.h.
#define MASK_FLE_Q 0xfe00707f |
Definition at line 406 of file riscv-tdep.h.
#define MASK_FLE_S 0xfe00707f |
Definition at line 394 of file riscv-tdep.h.
#define MASK_FLEQ_D 0xfe00707f |
Definition at line 514 of file riscv-tdep.h.
#define MASK_FLEQ_H 0xfe00707f |
Definition at line 486 of file riscv-tdep.h.
#define MASK_FLEQ_Q 0xfe00707f |
Definition at line 528 of file riscv-tdep.h.
#define MASK_FLEQ_S 0xfe00707f |
Definition at line 500 of file riscv-tdep.h.
#define MASK_FLH 0x707f |
Definition at line 866 of file riscv-tdep.h.
#define MASK_FLI_D 0xfff0707f |
Definition at line 502 of file riscv-tdep.h.
#define MASK_FLI_H 0xfff0707f |
Definition at line 474 of file riscv-tdep.h.
#define MASK_FLI_Q 0xfff0707f |
Definition at line 516 of file riscv-tdep.h.
#define MASK_FLI_S 0xfff0707f |
Definition at line 488 of file riscv-tdep.h.
#define MASK_FLQ 0x707f |
Definition at line 642 of file riscv-tdep.h.
#define MASK_FLT_D 0xfe00707f |
Definition at line 402 of file riscv-tdep.h.
#define MASK_FLT_H 0xfe00707f |
Definition at line 848 of file riscv-tdep.h.
#define MASK_FLT_Q 0xfe00707f |
Definition at line 408 of file riscv-tdep.h.
#define MASK_FLT_S 0xfe00707f |
Definition at line 396 of file riscv-tdep.h.
#define MASK_FLTQ_D 0xfe00707f |
Definition at line 512 of file riscv-tdep.h.
#define MASK_FLTQ_H 0xfe00707f |
Definition at line 484 of file riscv-tdep.h.
#define MASK_FLTQ_Q 0xfe00707f |
Definition at line 526 of file riscv-tdep.h.
#define MASK_FLTQ_S 0xfe00707f |
Definition at line 498 of file riscv-tdep.h.
#define MASK_FLW 0x707f |
Definition at line 638 of file riscv-tdep.h.
#define MASK_FMADD_D 0x600007f |
Definition at line 658 of file riscv-tdep.h.
#define MASK_FMADD_H 0x600007f |
Definition at line 870 of file riscv-tdep.h.
#define MASK_FMADD_Q 0x600007f |
Definition at line 666 of file riscv-tdep.h.
#define MASK_FMADD_S 0x600007f |
Definition at line 650 of file riscv-tdep.h.
#define MASK_FMAX_D 0xfe00707f |
Definition at line 358 of file riscv-tdep.h.
#define MASK_FMAX_H 0xfe00707f |
Definition at line 838 of file riscv-tdep.h.
#define MASK_FMAX_Q 0xfe00707f |
Definition at line 382 of file riscv-tdep.h.
#define MASK_FMAX_S 0xfe00707f |
Definition at line 338 of file riscv-tdep.h.
#define MASK_FMAXM_D 0xfe00707f |
Definition at line 506 of file riscv-tdep.h.
#define MASK_FMAXM_H 0xfe00707f |
Definition at line 478 of file riscv-tdep.h.
#define MASK_FMAXM_Q 0xfe00707f |
Definition at line 520 of file riscv-tdep.h.
#define MASK_FMAXM_S 0xfe00707f |
Definition at line 492 of file riscv-tdep.h.
#define MASK_FMIN_D 0xfe00707f |
Definition at line 356 of file riscv-tdep.h.
#define MASK_FMIN_H 0xfe00707f |
Definition at line 836 of file riscv-tdep.h.
#define MASK_FMIN_Q 0xfe00707f |
Definition at line 380 of file riscv-tdep.h.
#define MASK_FMIN_S 0xfe00707f |
Definition at line 336 of file riscv-tdep.h.
#define MASK_FMINM_D 0xfe00707f |
Definition at line 504 of file riscv-tdep.h.
#define MASK_FMINM_H 0xfe00707f |
Definition at line 476 of file riscv-tdep.h.
#define MASK_FMINM_Q 0xfe00707f |
Definition at line 518 of file riscv-tdep.h.
#define MASK_FMINM_S 0xfe00707f |
Definition at line 490 of file riscv-tdep.h.
#define MASK_FMSUB_D 0x600007f |
Definition at line 660 of file riscv-tdep.h.
#define MASK_FMSUB_H 0x600007f |
Definition at line 872 of file riscv-tdep.h.
#define MASK_FMSUB_Q 0x600007f |
Definition at line 668 of file riscv-tdep.h.
#define MASK_FMSUB_S 0x600007f |
Definition at line 652 of file riscv-tdep.h.
#define MASK_FMUL_D 0xfe00007f |
Definition at line 346 of file riscv-tdep.h.
#define MASK_FMUL_H 0xfe00007f |
Definition at line 826 of file riscv-tdep.h.
#define MASK_FMUL_Q 0xfe00007f |
Definition at line 370 of file riscv-tdep.h.
#define MASK_FMUL_S 0xfe00007f |
Definition at line 326 of file riscv-tdep.h.
#define MASK_FMV_D_X 0xfff0707f |
Definition at line 464 of file riscv-tdep.h.
#define MASK_FMV_H_X 0xfff0707f |
Definition at line 864 of file riscv-tdep.h.
#define MASK_FMV_S_X 0xfff0707f |
Definition at line 454 of file riscv-tdep.h.
#define MASK_FMV_X_D 0xfff0707f |
Definition at line 432 of file riscv-tdep.h.
#define MASK_FMV_X_H 0xfff0707f |
Definition at line 856 of file riscv-tdep.h.
#define MASK_FMV_X_S 0xfff0707f |
Definition at line 420 of file riscv-tdep.h.
#define MASK_FMVH_X_D 0xfff0707f |
Definition at line 532 of file riscv-tdep.h.
#define MASK_FMVH_X_Q 0xfff0707f |
Definition at line 534 of file riscv-tdep.h.
#define MASK_FMVP_D_X 0xfe00707f |
Definition at line 536 of file riscv-tdep.h.
#define MASK_FMVP_Q_X 0xfe00707f |
Definition at line 538 of file riscv-tdep.h.
#define MASK_FNMADD_D 0x600007f |
Definition at line 664 of file riscv-tdep.h.
#define MASK_FNMADD_H 0x600007f |
Definition at line 876 of file riscv-tdep.h.
#define MASK_FNMADD_Q 0x600007f |
Definition at line 672 of file riscv-tdep.h.
#define MASK_FNMADD_S 0x600007f |
Definition at line 656 of file riscv-tdep.h.
#define MASK_FNMSUB_D 0x600007f |
Definition at line 662 of file riscv-tdep.h.
#define MASK_FNMSUB_H 0x600007f |
Definition at line 874 of file riscv-tdep.h.
#define MASK_FNMSUB_Q 0x600007f |
Definition at line 670 of file riscv-tdep.h.
#define MASK_FNMSUB_S 0x600007f |
Definition at line 654 of file riscv-tdep.h.
#define MASK_FRCSR 0xfffff07f |
Definition at line 96 of file riscv-tdep.h.
#define MASK_FRFLAGS 0xfffff07f |
Definition at line 82 of file riscv-tdep.h.
#define MASK_FROUND_D 0xfff0007f |
Definition at line 508 of file riscv-tdep.h.
#define MASK_FROUND_H 0xfff0007f |
Definition at line 480 of file riscv-tdep.h.
#define MASK_FROUND_Q 0xfff0007f |
Definition at line 522 of file riscv-tdep.h.
#define MASK_FROUND_S 0xfff0007f |
Definition at line 494 of file riscv-tdep.h.
#define MASK_FROUNDNX_D 0xfff0007f |
Definition at line 510 of file riscv-tdep.h.
#define MASK_FROUNDNX_H 0xfff0007f |
Definition at line 482 of file riscv-tdep.h.
#define MASK_FROUNDNX_Q 0xfff0007f |
Definition at line 524 of file riscv-tdep.h.
#define MASK_FROUNDNX_S 0xfff0007f |
Definition at line 496 of file riscv-tdep.h.
#define MASK_FRRM 0xfffff07f |
Definition at line 88 of file riscv-tdep.h.
#define MASK_FSCSR 0xfff0707f |
Definition at line 94 of file riscv-tdep.h.
#define MASK_FSD 0x707f |
Definition at line 646 of file riscv-tdep.h.
#define MASK_FSFLAGS 0xfff0707f |
Definition at line 84 of file riscv-tdep.h.
#define MASK_FSFLAGSI 0xfff0707f |
Definition at line 86 of file riscv-tdep.h.
#define MASK_FSGNJ_D 0xfe00707f |
Definition at line 350 of file riscv-tdep.h.
#define MASK_FSGNJ_H 0xfe00707f |
Definition at line 830 of file riscv-tdep.h.
#define MASK_FSGNJ_Q 0xfe00707f |
Definition at line 374 of file riscv-tdep.h.
#define MASK_FSGNJ_S 0xfe00707f |
Definition at line 330 of file riscv-tdep.h.
#define MASK_FSGNJN_D 0xfe00707f |
Definition at line 352 of file riscv-tdep.h.
#define MASK_FSGNJN_H 0xfe00707f |
Definition at line 832 of file riscv-tdep.h.
#define MASK_FSGNJN_Q 0xfe00707f |
Definition at line 376 of file riscv-tdep.h.
#define MASK_FSGNJN_S 0xfe00707f |
Definition at line 332 of file riscv-tdep.h.
#define MASK_FSGNJX_D 0xfe00707f |
Definition at line 354 of file riscv-tdep.h.
#define MASK_FSGNJX_H 0xfe00707f |
Definition at line 834 of file riscv-tdep.h.
#define MASK_FSGNJX_Q 0xfe00707f |
Definition at line 378 of file riscv-tdep.h.
#define MASK_FSGNJX_S 0xfe00707f |
Definition at line 334 of file riscv-tdep.h.
#define MASK_FSH 0x707f |
Definition at line 868 of file riscv-tdep.h.
#define MASK_FSQ 0x707f |
Definition at line 648 of file riscv-tdep.h.
#define MASK_FSQRT_D 0xfff0007f |
Definition at line 364 of file riscv-tdep.h.
#define MASK_FSQRT_H 0xfff0007f |
Definition at line 844 of file riscv-tdep.h.
#define MASK_FSQRT_Q 0xfff0007f |
Definition at line 392 of file riscv-tdep.h.
#define MASK_FSQRT_S 0xfff0007f |
Definition at line 340 of file riscv-tdep.h.
#define MASK_FSRM 0xfff0707f |
Definition at line 90 of file riscv-tdep.h.
#define MASK_FSRMI 0xfff0707f |
Definition at line 92 of file riscv-tdep.h.
#define MASK_FSUB_D 0xfe00007f |
Definition at line 344 of file riscv-tdep.h.
#define MASK_FSUB_H 0xfe00007f |
Definition at line 824 of file riscv-tdep.h.
#define MASK_FSUB_Q 0xfe00007f |
Definition at line 368 of file riscv-tdep.h.
#define MASK_FSUB_S 0xfe00007f |
Definition at line 324 of file riscv-tdep.h.
#define MASK_FSW 0x707f |
Definition at line 644 of file riscv-tdep.h.
#define MASK_GORCI 0xfc00707f |
Definition at line 578 of file riscv-tdep.h.
#define MASK_GREVI 0xfc00707f |
Definition at line 576 of file riscv-tdep.h.
#define MASK_HFENCE_GVMA 0xfe007fff |
Definition at line 2304 of file riscv-tdep.h.
#define MASK_HFENCE_VVMA 0xfe007fff |
Definition at line 2302 of file riscv-tdep.h.
#define MASK_HINVAL_GVMA 0xfe007fff |
Definition at line 2299 of file riscv-tdep.h.
#define MASK_HINVAL_VVMA 0xfe007fff |
Definition at line 2297 of file riscv-tdep.h.
#define MASK_HLV_B 0xfff0707f |
Definition at line 2306 of file riscv-tdep.h.
#define MASK_HLV_BU 0xfff0707f |
Definition at line 2314 of file riscv-tdep.h.
#define MASK_HLV_D 0xfff0707f |
Definition at line 2312 of file riscv-tdep.h.
#define MASK_HLV_H 0xfff0707f |
Definition at line 2308 of file riscv-tdep.h.
#define MASK_HLV_HU 0xfff0707f |
Definition at line 2316 of file riscv-tdep.h.
#define MASK_HLV_W 0xfff0707f |
Definition at line 2310 of file riscv-tdep.h.
#define MASK_HLV_WU 0xfff0707f |
Definition at line 2318 of file riscv-tdep.h.
#define MASK_HLVX_HU 0xfff0707f |
Definition at line 2320 of file riscv-tdep.h.
#define MASK_HLVX_WU 0xfff0707f |
Definition at line 2322 of file riscv-tdep.h.
#define MASK_HRET 0xffffffff |
Definition at line 298 of file riscv-tdep.h.
#define MASK_HSV_B 0xfe007fff |
Definition at line 2324 of file riscv-tdep.h.
#define MASK_HSV_D 0xfe007fff |
Definition at line 2330 of file riscv-tdep.h.
#define MASK_HSV_H 0xfe007fff |
Definition at line 2326 of file riscv-tdep.h.
#define MASK_HSV_W 0xfe007fff |
Definition at line 2328 of file riscv-tdep.h.
#define MASK_JAL 0x7f |
Definition at line 128 of file riscv-tdep.h.
#define MASK_JALR 0x707f |
Definition at line 126 of file riscv-tdep.h.
#define MASK_LB 0x707f |
Definition at line 190 of file riscv-tdep.h.
#define MASK_LBU 0x707f |
Definition at line 198 of file riscv-tdep.h.
#define MASK_LD 0x707f |
Definition at line 196 of file riscv-tdep.h.
#define MASK_LH 0x707f |
Definition at line 192 of file riscv-tdep.h.
#define MASK_LHU 0x707f |
Definition at line 200 of file riscv-tdep.h.
#define MASK_LR_D 0xf9f0707f |
Definition at line 286 of file riscv-tdep.h.
#define MASK_LR_W 0xf9f0707f |
Definition at line 264 of file riscv-tdep.h.
#define MASK_LUI 0x7f |
Definition at line 130 of file riscv-tdep.h.
#define MASK_LW 0x707f |
Definition at line 194 of file riscv-tdep.h.
#define MASK_LWU 0x707f |
Definition at line 202 of file riscv-tdep.h.
#define MASK_MAX 0xfe00707f |
Definition at line 550 of file riscv-tdep.h.
#define MASK_MAXU 0xfe00707f |
Definition at line 552 of file riscv-tdep.h.
#define MASK_MIN 0xfe00707f |
Definition at line 546 of file riscv-tdep.h.
#define MASK_MINU 0xfe00707f |
Definition at line 548 of file riscv-tdep.h.
#define MASK_MRET 0xffffffff |
Definition at line 300 of file riscv-tdep.h.
#define MASK_MUL 0xfe00707f |
Definition at line 220 of file riscv-tdep.h.
#define MASK_MULH 0xfe00707f |
Definition at line 222 of file riscv-tdep.h.
#define MASK_MULHSU 0xfe00707f |
Definition at line 224 of file riscv-tdep.h.
#define MASK_MULHU 0xfe00707f |
Definition at line 226 of file riscv-tdep.h.
#define MASK_MULW 0xfe00707f |
Definition at line 236 of file riscv-tdep.h.
#define MASK_NTL_ALL 0xffffffff |
Definition at line 2360 of file riscv-tdep.h.
#define MASK_NTL_P1 0xffffffff |
Definition at line 2354 of file riscv-tdep.h.
#define MASK_NTL_PALL 0xffffffff |
Definition at line 2356 of file riscv-tdep.h.
#define MASK_NTL_S1 0xffffffff |
Definition at line 2358 of file riscv-tdep.h.
#define MASK_OR 0xfe00707f |
Definition at line 168 of file riscv-tdep.h.
#define MASK_ORI 0x707f |
Definition at line 148 of file riscv-tdep.h.
#define MASK_ORN 0xfe00707f |
Definition at line 566 of file riscv-tdep.h.
#define MASK_PACK 0xfe00707f |
Definition at line 558 of file riscv-tdep.h.
#define MASK_PACKH 0xfe00707f |
Definition at line 560 of file riscv-tdep.h.
#define MASK_PACKW 0xfe00707f |
Definition at line 562 of file riscv-tdep.h.
#define MASK_PAUSE 0xffffffff |
Definition at line 212 of file riscv-tdep.h.
#define MASK_PREFETCH_I 0x1f07fff |
Definition at line 2333 of file riscv-tdep.h.
#define MASK_PREFETCH_R 0x1f07fff |
Definition at line 2335 of file riscv-tdep.h.
#define MASK_PREFETCH_W 0x1f07fff |
Definition at line 2337 of file riscv-tdep.h.
#define MASK_RDCYCLE 0xfffff07f |
Definition at line 98 of file riscv-tdep.h.
#define MASK_RDCYCLEH 0xfffff07f |
Definition at line 104 of file riscv-tdep.h.
#define MASK_RDINSTRET 0xfffff07f |
Definition at line 102 of file riscv-tdep.h.
#define MASK_RDINSTRETH 0xfffff07f |
Definition at line 108 of file riscv-tdep.h.
#define MASK_RDTIME 0xfffff07f |
Definition at line 100 of file riscv-tdep.h.
#define MASK_RDTIMEH 0xfffff07f |
Definition at line 106 of file riscv-tdep.h.
#define MASK_REM 0xfe00707f |
Definition at line 232 of file riscv-tdep.h.
#define MASK_REMU 0xfe00707f |
Definition at line 234 of file riscv-tdep.h.
#define MASK_REMUW 0xfe00707f |
Definition at line 244 of file riscv-tdep.h.
#define MASK_REMW 0xfe00707f |
Definition at line 242 of file riscv-tdep.h.
#define MASK_ROL 0xfe00707f |
Definition at line 570 of file riscv-tdep.h.
#define MASK_ROLW 0xfe00707f |
Definition at line 590 of file riscv-tdep.h.
#define MASK_ROR 0xfe00707f |
Definition at line 572 of file riscv-tdep.h.
#define MASK_RORI 0xfc00707f |
Definition at line 574 of file riscv-tdep.h.
#define MASK_RORIW 0xfe00707f |
Definition at line 594 of file riscv-tdep.h.
#define MASK_RORW 0xfe00707f |
Definition at line 592 of file riscv-tdep.h.
#define MASK_SB 0x707f |
Definition at line 204 of file riscv-tdep.h.
#define MASK_SBREAK 0xffffffff |
Definition at line 112 of file riscv-tdep.h.
#define MASK_SC_D 0xf800707f |
Definition at line 288 of file riscv-tdep.h.
#define MASK_SC_W 0xf800707f |
Definition at line 266 of file riscv-tdep.h.
#define MASK_SCALL 0xffffffff |
Definition at line 110 of file riscv-tdep.h.
#define MASK_SD 0x707f |
Definition at line 210 of file riscv-tdep.h.
#define MASK_SEXT_B 0xfff0707f |
Definition at line 554 of file riscv-tdep.h.
#define MASK_SEXT_H 0xfff0707f |
Definition at line 556 of file riscv-tdep.h.
#define MASK_SFENCE_INVAL_IR 0xffffffff |
Definition at line 2295 of file riscv-tdep.h.
#define MASK_SFENCE_VM 0xfff07fff |
Definition at line 304 of file riscv-tdep.h.
#define MASK_SFENCE_VMA 0xfe007fff |
Definition at line 306 of file riscv-tdep.h.
#define MASK_SFENCE_W_INVAL 0xffffffff |
Definition at line 2293 of file riscv-tdep.h.
#define MASK_SH 0x707f |
Definition at line 206 of file riscv-tdep.h.
#define MASK_SH1ADD 0xfe00707f |
Definition at line 596 of file riscv-tdep.h.
#define MASK_SH1ADD_UW 0xfe00707f |
Definition at line 602 of file riscv-tdep.h.
#define MASK_SH2ADD 0xfe00707f |
Definition at line 598 of file riscv-tdep.h.
#define MASK_SH2ADD_UW 0xfe00707f |
Definition at line 604 of file riscv-tdep.h.
#define MASK_SH3ADD 0xfe00707f |
Definition at line 600 of file riscv-tdep.h.
#define MASK_SH3ADD_UW 0xfe00707f |
Definition at line 606 of file riscv-tdep.h.
#define MASK_SHA256SIG0 0xfff0707f |
Definition at line 772 of file riscv-tdep.h.
#define MASK_SHA256SIG1 0xfff0707f |
Definition at line 774 of file riscv-tdep.h.
#define MASK_SHA256SUM0 0xfff0707f |
Definition at line 768 of file riscv-tdep.h.
#define MASK_SHA256SUM1 0xfff0707f |
Definition at line 770 of file riscv-tdep.h.
#define MASK_SHA512SIG0 0xfff0707f |
Definition at line 804 of file riscv-tdep.h.
#define MASK_SHA512SIG0H 0xfe00707f |
Definition at line 782 of file riscv-tdep.h.
#define MASK_SHA512SIG0L 0xfe00707f |
Definition at line 780 of file riscv-tdep.h.
#define MASK_SHA512SIG1 0xfff0707f |
Definition at line 806 of file riscv-tdep.h.
#define MASK_SHA512SIG1H 0xfe00707f |
Definition at line 786 of file riscv-tdep.h.
#define MASK_SHA512SIG1L 0xfe00707f |
Definition at line 784 of file riscv-tdep.h.
#define MASK_SHA512SUM0 0xfff0707f |
Definition at line 800 of file riscv-tdep.h.
#define MASK_SHA512SUM0R 0xfe00707f |
Definition at line 776 of file riscv-tdep.h.
#define MASK_SHA512SUM1 0xfff0707f |
Definition at line 802 of file riscv-tdep.h.
#define MASK_SHA512SUM1R 0xfe00707f |
Definition at line 778 of file riscv-tdep.h.
#define MASK_SHFLI 0xfe00707f |
Definition at line 580 of file riscv-tdep.h.
#define MASK_SINVAL_VMA 0xfe007fff |
Definition at line 2291 of file riscv-tdep.h.
#define MASK_SLL 0xfe00707f |
Definition at line 156 of file riscv-tdep.h.
#define MASK_SLLI 0xfc00707f |
Definition at line 136 of file riscv-tdep.h.
#define MASK_SLLI_RV32 0xfe00707f |
Definition at line 76 of file riscv-tdep.h.
#define MASK_SLLI_UW 0xfc00707f |
Definition at line 610 of file riscv-tdep.h.
#define MASK_SLLIW 0xfe00707f |
Definition at line 174 of file riscv-tdep.h.
#define MASK_SLLW 0xfe00707f |
Definition at line 184 of file riscv-tdep.h.
#define MASK_SLT 0xfe00707f |
Definition at line 158 of file riscv-tdep.h.
#define MASK_SLTI 0x707f |
Definition at line 138 of file riscv-tdep.h.
#define MASK_SLTIU 0x707f |
Definition at line 140 of file riscv-tdep.h.
#define MASK_SLTU 0xfe00707f |
Definition at line 160 of file riscv-tdep.h.
#define MASK_SM3P0 0xfff0707f |
Definition at line 764 of file riscv-tdep.h.
#define MASK_SM3P1 0xfff0707f |
Definition at line 766 of file riscv-tdep.h.
#define MASK_SM4ED 0x3e00707f |
Definition at line 788 of file riscv-tdep.h.
#define MASK_SM4KS 0x3e00707f |
Definition at line 790 of file riscv-tdep.h.
#define MASK_SRA 0xfe00707f |
Definition at line 166 of file riscv-tdep.h.
#define MASK_SRAI 0xfc00707f |
Definition at line 146 of file riscv-tdep.h.
#define MASK_SRAI_RV32 0xfe00707f |
Definition at line 80 of file riscv-tdep.h.
#define MASK_SRAIW 0xfe00707f |
Definition at line 178 of file riscv-tdep.h.
#define MASK_SRAW 0xfe00707f |
Definition at line 188 of file riscv-tdep.h.
#define MASK_SRET 0xffffffff |
Definition at line 296 of file riscv-tdep.h.
#define MASK_SRL 0xfe00707f |
Definition at line 164 of file riscv-tdep.h.
#define MASK_SRLI 0xfc00707f |
Definition at line 144 of file riscv-tdep.h.
#define MASK_SRLI_RV32 0xfe00707f |
Definition at line 78 of file riscv-tdep.h.
#define MASK_SRLIW 0xfe00707f |
Definition at line 176 of file riscv-tdep.h.
#define MASK_SRLW 0xfe00707f |
Definition at line 186 of file riscv-tdep.h.
#define MASK_SUB 0xfe00707f |
Definition at line 154 of file riscv-tdep.h.
#define MASK_SUBW 0xfe00707f |
Definition at line 182 of file riscv-tdep.h.
#define MASK_SW 0x707f |
Definition at line 208 of file riscv-tdep.h.
#define MASK_TH_ADDSL 0xf800707f |
Definition at line 2376 of file riscv-tdep.h.
#define MASK_TH_DCACHE_CALL 0xffffffff |
Definition at line 2401 of file riscv-tdep.h.
#define MASK_TH_DCACHE_CIALL 0xffffffff |
Definition at line 2403 of file riscv-tdep.h.
#define MASK_TH_DCACHE_CIPA 0xfff07fff |
Definition at line 2409 of file riscv-tdep.h.
#define MASK_TH_DCACHE_CISW 0xfff07fff |
Definition at line 2421 of file riscv-tdep.h.
#define MASK_TH_DCACHE_CIVA 0xfff07fff |
Definition at line 2415 of file riscv-tdep.h.
#define MASK_TH_DCACHE_CPA 0xfff07fff |
Definition at line 2407 of file riscv-tdep.h.
#define MASK_TH_DCACHE_CPAL1 0xfff07fff |
Definition at line 2425 of file riscv-tdep.h.
#define MASK_TH_DCACHE_CSW 0xfff07fff |
Definition at line 2419 of file riscv-tdep.h.
#define MASK_TH_DCACHE_CVA 0xfff07fff |
Definition at line 2413 of file riscv-tdep.h.
#define MASK_TH_DCACHE_CVAL1 0xfff07fff |
Definition at line 2427 of file riscv-tdep.h.
#define MASK_TH_DCACHE_IALL 0xffffffff |
Definition at line 2405 of file riscv-tdep.h.
#define MASK_TH_DCACHE_IPA 0xfff07fff |
Definition at line 2411 of file riscv-tdep.h.
#define MASK_TH_DCACHE_ISW 0xfff07fff |
Definition at line 2423 of file riscv-tdep.h.
#define MASK_TH_DCACHE_IVA 0xfff07fff |
Definition at line 2417 of file riscv-tdep.h.
#define MASK_TH_EXT 0x0000707f |
Definition at line 2383 of file riscv-tdep.h.
#define MASK_TH_EXTU 0x0000707f |
Definition at line 2385 of file riscv-tdep.h.
#define MASK_TH_FF0 0xfff0707f |
Definition at line 2387 of file riscv-tdep.h.
#define MASK_TH_FF1 0xfff0707f |
Definition at line 2389 of file riscv-tdep.h.
#define MASK_TH_FLRD 0xf800707f |
Definition at line 2449 of file riscv-tdep.h.
#define MASK_TH_FLRW 0xf800707f |
Definition at line 2451 of file riscv-tdep.h.
#define MASK_TH_FLURD 0xf800707f |
Definition at line 2453 of file riscv-tdep.h.
#define MASK_TH_FLURW 0xf800707f |
Definition at line 2455 of file riscv-tdep.h.
#define MASK_TH_FMV_HW_X 0xfff0707f |
Definition at line 2466 of file riscv-tdep.h.
#define MASK_TH_FMV_X_HW 0xfff0707f |
Definition at line 2468 of file riscv-tdep.h.
#define MASK_TH_FSRD 0xf800707f |
Definition at line 2457 of file riscv-tdep.h.
#define MASK_TH_FSRW 0xf800707f |
Definition at line 2459 of file riscv-tdep.h.
#define MASK_TH_FSURD 0xf800707f |
Definition at line 2461 of file riscv-tdep.h.
#define MASK_TH_FSURW 0xf800707f |
Definition at line 2463 of file riscv-tdep.h.
#define MASK_TH_ICACHE_IALL 0xffffffff |
Definition at line 2429 of file riscv-tdep.h.
#define MASK_TH_ICACHE_IALLS 0xffffffff |
Definition at line 2431 of file riscv-tdep.h.
#define MASK_TH_ICACHE_IPA 0xfff07fff |
Definition at line 2433 of file riscv-tdep.h.
#define MASK_TH_ICACHE_IVA 0xfff07fff |
Definition at line 2435 of file riscv-tdep.h.
#define MASK_TH_IPOP 0xffffffff |
Definition at line 2471 of file riscv-tdep.h.
#define MASK_TH_IPUSH 0xffffffff |
Definition at line 2473 of file riscv-tdep.h.
#define MASK_TH_L2CACHE_CALL 0xffffffff |
Definition at line 2437 of file riscv-tdep.h.
#define MASK_TH_L2CACHE_CIALL 0xffffffff |
Definition at line 2439 of file riscv-tdep.h.
#define MASK_TH_L2CACHE_IALL 0xffffffff |
Definition at line 2441 of file riscv-tdep.h.
#define MASK_TH_LBIA 0xf800707f |
Definition at line 2520 of file riscv-tdep.h.
#define MASK_TH_LBIB 0xf800707f |
Definition at line 2522 of file riscv-tdep.h.
#define MASK_TH_LBUIA 0xf800707f |
Definition at line 2524 of file riscv-tdep.h.
#define MASK_TH_LBUIB 0xf800707f |
Definition at line 2526 of file riscv-tdep.h.
#define MASK_TH_LDD 0xf800707f |
Definition at line 2489 of file riscv-tdep.h.
#define MASK_TH_LDIA 0xf800707f |
Definition at line 2500 of file riscv-tdep.h.
#define MASK_TH_LDIB 0xf800707f |
Definition at line 2502 of file riscv-tdep.h.
#define MASK_TH_LHIA 0xf800707f |
Definition at line 2512 of file riscv-tdep.h.
#define MASK_TH_LHIB 0xf800707f |
Definition at line 2514 of file riscv-tdep.h.
#define MASK_TH_LHUIA 0xf800707f |
Definition at line 2516 of file riscv-tdep.h.
#define MASK_TH_LHUIB 0xf800707f |
Definition at line 2518 of file riscv-tdep.h.
#define MASK_TH_LRB 0xf800707f |
Definition at line 2554 of file riscv-tdep.h.
#define MASK_TH_LRBU 0xf800707f |
Definition at line 2556 of file riscv-tdep.h.
#define MASK_TH_LRD 0xf800707f |
Definition at line 2544 of file riscv-tdep.h.
#define MASK_TH_LRH 0xf800707f |
Definition at line 2550 of file riscv-tdep.h.
#define MASK_TH_LRHU 0xf800707f |
Definition at line 2552 of file riscv-tdep.h.
#define MASK_TH_LRW 0xf800707f |
Definition at line 2546 of file riscv-tdep.h.
#define MASK_TH_LRWU 0xf800707f |
Definition at line 2548 of file riscv-tdep.h.
#define MASK_TH_LURB 0xf800707f |
Definition at line 2576 of file riscv-tdep.h.
#define MASK_TH_LURBU 0xf800707f |
Definition at line 2578 of file riscv-tdep.h.
#define MASK_TH_LURD 0xf800707f |
Definition at line 2566 of file riscv-tdep.h.
#define MASK_TH_LURH 0xf800707f |
Definition at line 2572 of file riscv-tdep.h.
#define MASK_TH_LURHU 0xf800707f |
Definition at line 2574 of file riscv-tdep.h.
#define MASK_TH_LURW 0xf800707f |
Definition at line 2568 of file riscv-tdep.h.
#define MASK_TH_LURWU 0xf800707f |
Definition at line 2570 of file riscv-tdep.h.
#define MASK_TH_LWD 0xf800707f |
Definition at line 2491 of file riscv-tdep.h.
#define MASK_TH_LWIA 0xf800707f |
Definition at line 2504 of file riscv-tdep.h.
#define MASK_TH_LWIB 0xf800707f |
Definition at line 2506 of file riscv-tdep.h.
#define MASK_TH_LWUD 0xf800707f |
Definition at line 2493 of file riscv-tdep.h.
#define MASK_TH_LWUIA 0xf800707f |
Definition at line 2508 of file riscv-tdep.h.
#define MASK_TH_LWUIB 0xf800707f |
Definition at line 2510 of file riscv-tdep.h.
#define MASK_TH_MULA 0xfe00707f |
Definition at line 2476 of file riscv-tdep.h.
#define MASK_TH_MULAH 0xfe00707f |
Definition at line 2478 of file riscv-tdep.h.
#define MASK_TH_MULAW 0xfe00707f |
Definition at line 2480 of file riscv-tdep.h.
#define MASK_TH_MULS 0xfe00707f |
Definition at line 2482 of file riscv-tdep.h.
#define MASK_TH_MULSH 0xfe00707f |
Definition at line 2484 of file riscv-tdep.h.
#define MASK_TH_MULSW 0xfe00707f |
Definition at line 2486 of file riscv-tdep.h.
#define MASK_TH_MVEQZ 0xfe00707f |
Definition at line 2444 of file riscv-tdep.h.
#define MASK_TH_MVNEZ 0xfe00707f |
Definition at line 2446 of file riscv-tdep.h.
#define MASK_TH_REV 0xfff0707f |
Definition at line 2391 of file riscv-tdep.h.
#define MASK_TH_REVW 0xfff0707f |
Definition at line 2393 of file riscv-tdep.h.
#define MASK_TH_SBIA 0xf800707f |
Definition at line 2540 of file riscv-tdep.h.
#define MASK_TH_SBIB 0xf800707f |
Definition at line 2542 of file riscv-tdep.h.
#define MASK_TH_SDD 0xf800707f |
Definition at line 2495 of file riscv-tdep.h.
#define MASK_TH_SDIA 0xf800707f |
Definition at line 2528 of file riscv-tdep.h.
#define MASK_TH_SDIB 0xf800707f |
Definition at line 2530 of file riscv-tdep.h.
#define MASK_TH_SFENCE_VMAS 0xfe007fff |
Definition at line 2589 of file riscv-tdep.h.
#define MASK_TH_SHIA 0xf800707f |
Definition at line 2536 of file riscv-tdep.h.
#define MASK_TH_SHIB 0xf800707f |
Definition at line 2538 of file riscv-tdep.h.
#define MASK_TH_SRB 0xf800707f |
Definition at line 2564 of file riscv-tdep.h.
#define MASK_TH_SRD 0xf800707f |
Definition at line 2558 of file riscv-tdep.h.
#define MASK_TH_SRH 0xf800707f |
Definition at line 2562 of file riscv-tdep.h.
#define MASK_TH_SRRI 0xfc00707f |
Definition at line 2379 of file riscv-tdep.h.
#define MASK_TH_SRRIW 0xfe00707f |
Definition at line 2381 of file riscv-tdep.h.
#define MASK_TH_SRW 0xf800707f |
Definition at line 2560 of file riscv-tdep.h.
#define MASK_TH_SURB 0xf800707f |
Definition at line 2586 of file riscv-tdep.h.
#define MASK_TH_SURD 0xf800707f |
Definition at line 2580 of file riscv-tdep.h.
#define MASK_TH_SURH 0xf800707f |
Definition at line 2584 of file riscv-tdep.h.
#define MASK_TH_SURW 0xf800707f |
Definition at line 2582 of file riscv-tdep.h.
#define MASK_TH_SWD 0xf800707f |
Definition at line 2497 of file riscv-tdep.h.
#define MASK_TH_SWIA 0xf800707f |
Definition at line 2532 of file riscv-tdep.h.
#define MASK_TH_SWIB 0xf800707f |
Definition at line 2534 of file riscv-tdep.h.
#define MASK_TH_SYNC 0xffffffff |
Definition at line 2591 of file riscv-tdep.h.
#define MASK_TH_SYNC_I 0xffffffff |
Definition at line 2593 of file riscv-tdep.h.
#define MASK_TH_SYNC_IS 0xffffffff |
Definition at line 2595 of file riscv-tdep.h.
#define MASK_TH_SYNC_S 0xffffffff |
Definition at line 2597 of file riscv-tdep.h.
#define MASK_TH_TST 0xfc00707f |
Definition at line 2398 of file riscv-tdep.h.
#define MASK_TH_TSTNBZ 0xfff0707f |
Definition at line 2395 of file riscv-tdep.h.
#define MASK_UNSHFLI 0xfe00707f |
Definition at line 582 of file riscv-tdep.h.
#define MASK_URET 0xffffffff |
Definition at line 294 of file riscv-tdep.h.
#define MASK_VAADDUVV 0xfc00707f |
Definition at line 1840 of file riscv-tdep.h.
#define MASK_VAADDUVX 0xfc00707f |
Definition at line 1842 of file riscv-tdep.h.
#define MASK_VAADDVV 0xfc00707f |
Definition at line 1844 of file riscv-tdep.h.
#define MASK_VAADDVX 0xfc00707f |
Definition at line 1846 of file riscv-tdep.h.
#define MASK_VADCVIM 0xfe00707f |
Definition at line 1586 of file riscv-tdep.h.
#define MASK_VADCVVM 0xfe00707f |
Definition at line 1582 of file riscv-tdep.h.
#define MASK_VADCVXM 0xfe00707f |
Definition at line 1584 of file riscv-tdep.h.
#define MASK_VADDVI 0xfc00707f |
Definition at line 1524 of file riscv-tdep.h.
#define MASK_VADDVV 0xfc00707f |
Definition at line 1520 of file riscv-tdep.h.
#define MASK_VADDVX 0xfc00707f |
Definition at line 1522 of file riscv-tdep.h.
#define MASK_VAESDF_VS 0xfe0ff07f |
Definition at line 2224 of file riscv-tdep.h.
#define MASK_VAESDF_VV 0xfe0ff07f |
Definition at line 2226 of file riscv-tdep.h.
#define MASK_VAESDM_VS 0xfe0ff07f |
Definition at line 2228 of file riscv-tdep.h.
#define MASK_VAESDM_VV 0xfe0ff07f |
Definition at line 2230 of file riscv-tdep.h.
#define MASK_VAESEF_VS 0xfe0ff07f |
Definition at line 2232 of file riscv-tdep.h.
#define MASK_VAESEF_VV 0xfe0ff07f |
Definition at line 2234 of file riscv-tdep.h.
#define MASK_VAESEM_VS 0xfe0ff07f |
Definition at line 2236 of file riscv-tdep.h.
#define MASK_VAESEM_VV 0xfe0ff07f |
Definition at line 2238 of file riscv-tdep.h.
#define MASK_VAESKF1_VI 0xfe00707f |
Definition at line 2240 of file riscv-tdep.h.
#define MASK_VAESKF2_VI 0xfe00707f |
Definition at line 2242 of file riscv-tdep.h.
#define MASK_VAESZ_VS 0xfe0ff07f |
Definition at line 2244 of file riscv-tdep.h.
#define MASK_VANDN_VV 0xfc00707f |
Definition at line 2177 of file riscv-tdep.h.
#define MASK_VANDN_VX 0xfc00707f |
Definition at line 2179 of file riscv-tdep.h.
#define MASK_VANDVI 0xfc00707f |
Definition at line 1618 of file riscv-tdep.h.
#define MASK_VANDVV 0xfc00707f |
Definition at line 1614 of file riscv-tdep.h.
#define MASK_VANDVX 0xfc00707f |
Definition at line 1616 of file riscv-tdep.h.
#define MASK_VASUBUVV 0xfc00707f |
Definition at line 1848 of file riscv-tdep.h.
#define MASK_VASUBUVX 0xfc00707f |
Definition at line 1850 of file riscv-tdep.h.
#define MASK_VASUBVV 0xfc00707f |
Definition at line 1852 of file riscv-tdep.h.
#define MASK_VASUBVX 0xfc00707f |
Definition at line 1854 of file riscv-tdep.h.
#define MASK_VBREV8_V 0xfc0ff07f |
Definition at line 2181 of file riscv-tdep.h.
#define MASK_VBREV_V 0xfc0ff07f |
Definition at line 2183 of file riscv-tdep.h.
#define MASK_VCLMUL_VV 0xfc00707f |
Definition at line 2210 of file riscv-tdep.h.
#define MASK_VCLMUL_VX 0xfc00707f |
Definition at line 2212 of file riscv-tdep.h.
#define MASK_VCLMULH_VV 0xfc00707f |
Definition at line 2214 of file riscv-tdep.h.
#define MASK_VCLMULH_VX 0xfc00707f |
Definition at line 2216 of file riscv-tdep.h.
#define MASK_VCLZ_V 0xfc0ff07f |
Definition at line 2185 of file riscv-tdep.h.
#define MASK_VCOMPRESSVM 0xfe00707f |
Definition at line 2160 of file riscv-tdep.h.
#define MASK_VCPOP_V 0xfc0ff07f |
Definition at line 2187 of file riscv-tdep.h.
#define MASK_VCPOPM 0xfc0ff07f |
Definition at line 2114 of file riscv-tdep.h.
#define MASK_VCTZ_V 0xfc0ff07f |
Definition at line 2189 of file riscv-tdep.h.
#define MASK_VDIVUVV 0xfc00707f |
Definition at line 1796 of file riscv-tdep.h.
#define MASK_VDIVUVX 0xfc00707f |
Definition at line 1798 of file riscv-tdep.h.
#define MASK_VDIVVV 0xfc00707f |
Definition at line 1792 of file riscv-tdep.h.
#define MASK_VDIVVX 0xfc00707f |
Definition at line 1794 of file riscv-tdep.h.
#define MASK_VDOTUVV 0xfc00707f |
Definition at line 2172 of file riscv-tdep.h.
#define MASK_VDOTVV 0xfc00707f |
Definition at line 2170 of file riscv-tdep.h.
#define MASK_VFADDVF 0xfc00707f |
Definition at line 1886 of file riscv-tdep.h.
#define MASK_VFADDVV 0xfc00707f |
Definition at line 1884 of file riscv-tdep.h.
#define MASK_VFCLASSV 0xfc0ff07f |
Definition at line 1978 of file riscv-tdep.h.
#define MASK_VFCVTFXUV 0xfc0ff07f |
Definition at line 2028 of file riscv-tdep.h.
#define MASK_VFCVTFXV 0xfc0ff07f |
Definition at line 2030 of file riscv-tdep.h.
#define MASK_VFCVTRTZXFV 0xfc0ff07f |
Definition at line 2034 of file riscv-tdep.h.
#define MASK_VFCVTRTZXUFV 0xfc0ff07f |
Definition at line 2032 of file riscv-tdep.h.
#define MASK_VFCVTXFV 0xfc0ff07f |
Definition at line 2026 of file riscv-tdep.h.
#define MASK_VFCVTXUFV 0xfc0ff07f |
Definition at line 2024 of file riscv-tdep.h.
#define MASK_VFDIVVF 0xfc00707f |
Definition at line 1916 of file riscv-tdep.h.
#define MASK_VFDIVVV 0xfc00707f |
Definition at line 1914 of file riscv-tdep.h.
#define MASK_VFDOTVV 0xfc00707f |
Definition at line 2174 of file riscv-tdep.h.
#define MASK_VFIRSTM 0xfc0ff07f |
Definition at line 2116 of file riscv-tdep.h.
#define MASK_VFMACCVF 0xfc00707f |
Definition at line 1942 of file riscv-tdep.h.
#define MASK_VFMACCVV 0xfc00707f |
Definition at line 1940 of file riscv-tdep.h.
#define MASK_VFMADDVF 0xfc00707f |
Definition at line 1926 of file riscv-tdep.h.
#define MASK_VFMADDVV 0xfc00707f |
Definition at line 1924 of file riscv-tdep.h.
#define MASK_VFMAXVF 0xfc00707f |
Definition at line 1986 of file riscv-tdep.h.
#define MASK_VFMAXVV 0xfc00707f |
Definition at line 1984 of file riscv-tdep.h.
#define MASK_VFMERGEVFM 0xfe00707f |
Definition at line 2020 of file riscv-tdep.h.
#define MASK_VFMINVF 0xfc00707f |
Definition at line 1982 of file riscv-tdep.h.
#define MASK_VFMINVV 0xfc00707f |
Definition at line 1980 of file riscv-tdep.h.
#define MASK_VFMSACVF 0xfc00707f |
Definition at line 1950 of file riscv-tdep.h.
#define MASK_VFMSACVV 0xfc00707f |
Definition at line 1948 of file riscv-tdep.h.
#define MASK_VFMSUBVF 0xfc00707f |
Definition at line 1934 of file riscv-tdep.h.
#define MASK_VFMSUBVV 0xfc00707f |
Definition at line 1932 of file riscv-tdep.h.
#define MASK_VFMULVF 0xfc00707f |
Definition at line 1912 of file riscv-tdep.h.
#define MASK_VFMULVV 0xfc00707f |
Definition at line 1910 of file riscv-tdep.h.
#define MASK_VFMVFS 0xfe0ff07f |
Definition at line 2132 of file riscv-tdep.h.
#define MASK_VFMVSF 0xfff0707f |
Definition at line 2134 of file riscv-tdep.h.
#define MASK_VFMVVF 0xfff0707f |
Definition at line 2022 of file riscv-tdep.h.
#define MASK_VFNCVTFFW 0xfc0ff07f |
Definition at line 2058 of file riscv-tdep.h.
#define MASK_VFNCVTFXUW 0xfc0ff07f |
Definition at line 2054 of file riscv-tdep.h.
#define MASK_VFNCVTFXW 0xfc0ff07f |
Definition at line 2056 of file riscv-tdep.h.
#define MASK_VFNCVTRODFFW 0xfc0ff07f |
Definition at line 2060 of file riscv-tdep.h.
#define MASK_VFNCVTRTZXFW 0xfc0ff07f |
Definition at line 2064 of file riscv-tdep.h.
#define MASK_VFNCVTRTZXUFW 0xfc0ff07f |
Definition at line 2062 of file riscv-tdep.h.
#define MASK_VFNCVTXFW 0xfc0ff07f |
Definition at line 2052 of file riscv-tdep.h.
#define MASK_VFNCVTXUFW 0xfc0ff07f |
Definition at line 2050 of file riscv-tdep.h.
#define MASK_VFNMACCVF 0xfc00707f |
Definition at line 1946 of file riscv-tdep.h.
#define MASK_VFNMACCVV 0xfc00707f |
Definition at line 1944 of file riscv-tdep.h.
#define MASK_VFNMADDVF 0xfc00707f |
Definition at line 1930 of file riscv-tdep.h.
#define MASK_VFNMADDVV 0xfc00707f |
Definition at line 1928 of file riscv-tdep.h.
#define MASK_VFNMSACVF 0xfc00707f |
Definition at line 1954 of file riscv-tdep.h.
#define MASK_VFNMSACVV 0xfc00707f |
Definition at line 1952 of file riscv-tdep.h.
#define MASK_VFNMSUBVF 0xfc00707f |
Definition at line 1938 of file riscv-tdep.h.
#define MASK_VFNMSUBVV 0xfc00707f |
Definition at line 1936 of file riscv-tdep.h.
#define MASK_VFRDIVVF 0xfc00707f |
Definition at line 1918 of file riscv-tdep.h.
#define MASK_VFREC7V 0xfc0ff07f |
Definition at line 1976 of file riscv-tdep.h.
#define MASK_VFREDMAXVS 0xfc00707f |
Definition at line 2090 of file riscv-tdep.h.
#define MASK_VFREDMINVS 0xfc00707f |
Definition at line 2092 of file riscv-tdep.h.
#define MASK_VFREDOSUMVS 0xfc00707f |
Definition at line 2086 of file riscv-tdep.h.
#define MASK_VFREDUSUMVS 0xfc00707f |
Definition at line 2088 of file riscv-tdep.h.
#define MASK_VFRSQRT7V 0xfc0ff07f |
Definition at line 1974 of file riscv-tdep.h.
#define MASK_VFRSUBVF 0xfc00707f |
Definition at line 1892 of file riscv-tdep.h.
#define MASK_VFSGNJNVF 0xfc00707f |
Definition at line 1994 of file riscv-tdep.h.
#define MASK_VFSGNJNVV 0xfc00707f |
Definition at line 1992 of file riscv-tdep.h.
#define MASK_VFSGNJVF 0xfc00707f |
Definition at line 1990 of file riscv-tdep.h.
#define MASK_VFSGNJVV 0xfc00707f |
Definition at line 1988 of file riscv-tdep.h.
#define MASK_VFSGNJXVF 0xfc00707f |
Definition at line 1998 of file riscv-tdep.h.
#define MASK_VFSGNJXVV 0xfc00707f |
Definition at line 1996 of file riscv-tdep.h.
#define MASK_VFSLIDE1DOWNVF 0xfc00707f |
Definition at line 2150 of file riscv-tdep.h.
#define MASK_VFSLIDE1UPVF 0xfc00707f |
Definition at line 2148 of file riscv-tdep.h.
#define MASK_VFSQRTV 0xfc0ff07f |
Definition at line 1972 of file riscv-tdep.h.
#define MASK_VFSUBVF 0xfc00707f |
Definition at line 1890 of file riscv-tdep.h.
#define MASK_VFSUBVV 0xfc00707f |
Definition at line 1888 of file riscv-tdep.h.
#define MASK_VFWADDVF 0xfc00707f |
Definition at line 1896 of file riscv-tdep.h.
#define MASK_VFWADDVV 0xfc00707f |
Definition at line 1894 of file riscv-tdep.h.
#define MASK_VFWADDWF 0xfc00707f |
Definition at line 1904 of file riscv-tdep.h.
#define MASK_VFWADDWV 0xfc00707f |
Definition at line 1902 of file riscv-tdep.h.
#define MASK_VFWCVTFFV 0xfc0ff07f |
Definition at line 2044 of file riscv-tdep.h.
#define MASK_VFWCVTFXUV 0xfc0ff07f |
Definition at line 2040 of file riscv-tdep.h.
#define MASK_VFWCVTFXV 0xfc0ff07f |
Definition at line 2042 of file riscv-tdep.h.
#define MASK_VFWCVTRTZXFV 0xfc0ff07f |
Definition at line 2048 of file riscv-tdep.h.
#define MASK_VFWCVTRTZXUFV 0xfc0ff07f |
Definition at line 2046 of file riscv-tdep.h.
#define MASK_VFWCVTXFV 0xfc0ff07f |
Definition at line 2038 of file riscv-tdep.h.
#define MASK_VFWCVTXUFV 0xfc0ff07f |
Definition at line 2036 of file riscv-tdep.h.
#define MASK_VFWMACCVF 0xfc00707f |
Definition at line 1958 of file riscv-tdep.h.
#define MASK_VFWMACCVV 0xfc00707f |
Definition at line 1956 of file riscv-tdep.h.
#define MASK_VFWMSACVF 0xfc00707f |
Definition at line 1966 of file riscv-tdep.h.
#define MASK_VFWMSACVV 0xfc00707f |
Definition at line 1964 of file riscv-tdep.h.
#define MASK_VFWMULVF 0xfc00707f |
Definition at line 1922 of file riscv-tdep.h.
#define MASK_VFWMULVV 0xfc00707f |
Definition at line 1920 of file riscv-tdep.h.
#define MASK_VFWNMACCVF 0xfc00707f |
Definition at line 1962 of file riscv-tdep.h.
#define MASK_VFWNMACCVV 0xfc00707f |
Definition at line 1960 of file riscv-tdep.h.
#define MASK_VFWNMSACVF 0xfc00707f |
Definition at line 1970 of file riscv-tdep.h.
#define MASK_VFWNMSACVV 0xfc00707f |
Definition at line 1968 of file riscv-tdep.h.
#define MASK_VFWREDOSUMVS 0xfc00707f |
Definition at line 2094 of file riscv-tdep.h.
#define MASK_VFWREDUSUMVS 0xfc00707f |
Definition at line 2096 of file riscv-tdep.h.
#define MASK_VFWSUBVF 0xfc00707f |
Definition at line 1900 of file riscv-tdep.h.
#define MASK_VFWSUBVV 0xfc00707f |
Definition at line 1898 of file riscv-tdep.h.
#define MASK_VFWSUBWF 0xfc00707f |
Definition at line 1908 of file riscv-tdep.h.
#define MASK_VFWSUBWV 0xfc00707f |
Definition at line 1906 of file riscv-tdep.h.
#define MASK_VGHSH_VV 0xfe00707f |
Definition at line 2219 of file riscv-tdep.h.
#define MASK_VGMUL_VV 0xfe0ff07f |
Definition at line 2221 of file riscv-tdep.h.
#define MASK_VIDV 0xfdfff07f |
Definition at line 2126 of file riscv-tdep.h.
#define MASK_VIOTAM 0xfc0ff07f |
Definition at line 2124 of file riscv-tdep.h.
#define MASK_VL1RE16V 0xfff0707f |
Definition at line 1482 of file riscv-tdep.h.
#define MASK_VL1RE32V 0xfff0707f |
Definition at line 1484 of file riscv-tdep.h.
#define MASK_VL1RE64V 0xfff0707f |
Definition at line 1486 of file riscv-tdep.h.
#define MASK_VL1RE8V 0xfff0707f |
Definition at line 1480 of file riscv-tdep.h.
#define MASK_VL2RE16V 0xfff0707f |
Definition at line 1490 of file riscv-tdep.h.
#define MASK_VL2RE32V 0xfff0707f |
Definition at line 1492 of file riscv-tdep.h.
#define MASK_VL2RE64V 0xfff0707f |
Definition at line 1494 of file riscv-tdep.h.
#define MASK_VL2RE8V 0xfff0707f |
Definition at line 1488 of file riscv-tdep.h.
#define MASK_VL4RE16V 0xfff0707f |
Definition at line 1498 of file riscv-tdep.h.
#define MASK_VL4RE32V 0xfff0707f |
Definition at line 1500 of file riscv-tdep.h.
#define MASK_VL4RE64V 0xfff0707f |
Definition at line 1502 of file riscv-tdep.h.
#define MASK_VL4RE8V 0xfff0707f |
Definition at line 1496 of file riscv-tdep.h.
#define MASK_VL8RE16V 0xfff0707f |
Definition at line 1506 of file riscv-tdep.h.
#define MASK_VL8RE32V 0xfff0707f |
Definition at line 1508 of file riscv-tdep.h.
#define MASK_VL8RE64V 0xfff0707f |
Definition at line 1510 of file riscv-tdep.h.
#define MASK_VL8RE8V 0xfff0707f |
Definition at line 1504 of file riscv-tdep.h.
#define MASK_VLE16FFV 0xfdf0707f |
Definition at line 970 of file riscv-tdep.h.
#define MASK_VLE16V 0xfdf0707f |
Definition at line 906 of file riscv-tdep.h.
#define MASK_VLE32FFV 0xfdf0707f |
Definition at line 972 of file riscv-tdep.h.
#define MASK_VLE32V 0xfdf0707f |
Definition at line 908 of file riscv-tdep.h.
#define MASK_VLE64FFV 0xfdf0707f |
Definition at line 974 of file riscv-tdep.h.
#define MASK_VLE64V 0xfdf0707f |
Definition at line 910 of file riscv-tdep.h.
#define MASK_VLE8FFV 0xfdf0707f |
Definition at line 968 of file riscv-tdep.h.
#define MASK_VLE8V 0xfdf0707f |
Definition at line 904 of file riscv-tdep.h.
#define MASK_VLMV 0xfff0707f |
Definition at line 900 of file riscv-tdep.h.
#define MASK_VLOXEI16V 0xfc00707f |
Definition at line 938 of file riscv-tdep.h.
#define MASK_VLOXEI32V 0xfc00707f |
Definition at line 940 of file riscv-tdep.h.
#define MASK_VLOXEI64V 0xfc00707f |
Definition at line 942 of file riscv-tdep.h.
#define MASK_VLOXEI8V 0xfc00707f |
Definition at line 936 of file riscv-tdep.h.
#define MASK_VLOXSEG2EI16V 0xfc00707f |
Definition at line 1256 of file riscv-tdep.h.
#define MASK_VLOXSEG2EI32V 0xfc00707f |
Definition at line 1312 of file riscv-tdep.h.
#define MASK_VLOXSEG2EI64V 0xfc00707f |
Definition at line 1368 of file riscv-tdep.h.
#define MASK_VLOXSEG2EI8V 0xfc00707f |
Definition at line 1200 of file riscv-tdep.h.
#define MASK_VLOXSEG3EI16V 0xfc00707f |
Definition at line 1260 of file riscv-tdep.h.
#define MASK_VLOXSEG3EI32V 0xfc00707f |
Definition at line 1316 of file riscv-tdep.h.
#define MASK_VLOXSEG3EI64V 0xfc00707f |
Definition at line 1372 of file riscv-tdep.h.
#define MASK_VLOXSEG3EI8V 0xfc00707f |
Definition at line 1204 of file riscv-tdep.h.
#define MASK_VLOXSEG4EI16V 0xfc00707f |
Definition at line 1264 of file riscv-tdep.h.
#define MASK_VLOXSEG4EI32V 0xfc00707f |
Definition at line 1320 of file riscv-tdep.h.
#define MASK_VLOXSEG4EI64V 0xfc00707f |
Definition at line 1376 of file riscv-tdep.h.
#define MASK_VLOXSEG4EI8V 0xfc00707f |
Definition at line 1208 of file riscv-tdep.h.
#define MASK_VLOXSEG5EI16V 0xfc00707f |
Definition at line 1268 of file riscv-tdep.h.
#define MASK_VLOXSEG5EI32V 0xfc00707f |
Definition at line 1324 of file riscv-tdep.h.
#define MASK_VLOXSEG5EI64V 0xfc00707f |
Definition at line 1380 of file riscv-tdep.h.
#define MASK_VLOXSEG5EI8V 0xfc00707f |
Definition at line 1212 of file riscv-tdep.h.
#define MASK_VLOXSEG6EI16V 0xfc00707f |
Definition at line 1272 of file riscv-tdep.h.
#define MASK_VLOXSEG6EI32V 0xfc00707f |
Definition at line 1328 of file riscv-tdep.h.
#define MASK_VLOXSEG6EI64V 0xfc00707f |
Definition at line 1384 of file riscv-tdep.h.
#define MASK_VLOXSEG6EI8V 0xfc00707f |
Definition at line 1216 of file riscv-tdep.h.
#define MASK_VLOXSEG7EI16V 0xfc00707f |
Definition at line 1276 of file riscv-tdep.h.
#define MASK_VLOXSEG7EI32V 0xfc00707f |
Definition at line 1332 of file riscv-tdep.h.
#define MASK_VLOXSEG7EI64V 0xfc00707f |
Definition at line 1388 of file riscv-tdep.h.
#define MASK_VLOXSEG7EI8V 0xfc00707f |
Definition at line 1220 of file riscv-tdep.h.
#define MASK_VLOXSEG8EI16V 0xfc00707f |
Definition at line 1280 of file riscv-tdep.h.
#define MASK_VLOXSEG8EI32V 0xfc00707f |
Definition at line 1336 of file riscv-tdep.h.
#define MASK_VLOXSEG8EI64V 0xfc00707f |
Definition at line 1392 of file riscv-tdep.h.
#define MASK_VLOXSEG8EI8V 0xfc00707f |
Definition at line 1224 of file riscv-tdep.h.
#define MASK_VLSE16V 0xfc00707f |
Definition at line 922 of file riscv-tdep.h.
#define MASK_VLSE32V 0xfc00707f |
Definition at line 924 of file riscv-tdep.h.
#define MASK_VLSE64V 0xfc00707f |
Definition at line 926 of file riscv-tdep.h.
#define MASK_VLSE8V 0xfc00707f |
Definition at line 920 of file riscv-tdep.h.
#define MASK_VLSEG2E16FFV 0xfdf0707f |
Definition at line 1438 of file riscv-tdep.h.
#define MASK_VLSEG2E16V 0xfdf0707f |
Definition at line 1004 of file riscv-tdep.h.
#define MASK_VLSEG2E32FFV 0xfdf0707f |
Definition at line 1452 of file riscv-tdep.h.
#define MASK_VLSEG2E32V 0xfdf0707f |
Definition at line 1032 of file riscv-tdep.h.
#define MASK_VLSEG2E64FFV 0xfdf0707f |
Definition at line 1466 of file riscv-tdep.h.
#define MASK_VLSEG2E64V 0xfdf0707f |
Definition at line 1060 of file riscv-tdep.h.
#define MASK_VLSEG2E8FFV 0xfdf0707f |
Definition at line 1424 of file riscv-tdep.h.
#define MASK_VLSEG2E8V 0xfdf0707f |
Definition at line 976 of file riscv-tdep.h.
#define MASK_VLSEG3E16FFV 0xfdf0707f |
Definition at line 1440 of file riscv-tdep.h.
#define MASK_VLSEG3E16V 0xfdf0707f |
Definition at line 1008 of file riscv-tdep.h.
#define MASK_VLSEG3E32FFV 0xfdf0707f |
Definition at line 1454 of file riscv-tdep.h.
#define MASK_VLSEG3E32V 0xfdf0707f |
Definition at line 1036 of file riscv-tdep.h.
#define MASK_VLSEG3E64FFV 0xfdf0707f |
Definition at line 1468 of file riscv-tdep.h.
#define MASK_VLSEG3E64V 0xfdf0707f |
Definition at line 1064 of file riscv-tdep.h.
#define MASK_VLSEG3E8FFV 0xfdf0707f |
Definition at line 1426 of file riscv-tdep.h.
#define MASK_VLSEG3E8V 0xfdf0707f |
Definition at line 980 of file riscv-tdep.h.
#define MASK_VLSEG4E16FFV 0xfdf0707f |
Definition at line 1442 of file riscv-tdep.h.
#define MASK_VLSEG4E16V 0xfdf0707f |
Definition at line 1012 of file riscv-tdep.h.
#define MASK_VLSEG4E32FFV 0xfdf0707f |
Definition at line 1456 of file riscv-tdep.h.
#define MASK_VLSEG4E32V 0xfdf0707f |
Definition at line 1040 of file riscv-tdep.h.
#define MASK_VLSEG4E64FFV 0xfdf0707f |
Definition at line 1470 of file riscv-tdep.h.
#define MASK_VLSEG4E64V 0xfdf0707f |
Definition at line 1068 of file riscv-tdep.h.
#define MASK_VLSEG4E8FFV 0xfdf0707f |
Definition at line 1428 of file riscv-tdep.h.
#define MASK_VLSEG4E8V 0xfdf0707f |
Definition at line 984 of file riscv-tdep.h.
#define MASK_VLSEG5E16FFV 0xfdf0707f |
Definition at line 1444 of file riscv-tdep.h.
#define MASK_VLSEG5E16V 0xfdf0707f |
Definition at line 1016 of file riscv-tdep.h.
#define MASK_VLSEG5E32FFV 0xfdf0707f |
Definition at line 1458 of file riscv-tdep.h.
#define MASK_VLSEG5E32V 0xfdf0707f |
Definition at line 1044 of file riscv-tdep.h.
#define MASK_VLSEG5E64FFV 0xfdf0707f |
Definition at line 1472 of file riscv-tdep.h.
#define MASK_VLSEG5E64V 0xfdf0707f |
Definition at line 1072 of file riscv-tdep.h.
#define MASK_VLSEG5E8FFV 0xfdf0707f |
Definition at line 1430 of file riscv-tdep.h.
#define MASK_VLSEG5E8V 0xfdf0707f |
Definition at line 988 of file riscv-tdep.h.
#define MASK_VLSEG6E16FFV 0xfdf0707f |
Definition at line 1446 of file riscv-tdep.h.
#define MASK_VLSEG6E16V 0xfdf0707f |
Definition at line 1020 of file riscv-tdep.h.
#define MASK_VLSEG6E32FFV 0xfdf0707f |
Definition at line 1460 of file riscv-tdep.h.
#define MASK_VLSEG6E32V 0xfdf0707f |
Definition at line 1048 of file riscv-tdep.h.
#define MASK_VLSEG6E64FFV 0xfdf0707f |
Definition at line 1474 of file riscv-tdep.h.
#define MASK_VLSEG6E64V 0xfdf0707f |
Definition at line 1076 of file riscv-tdep.h.
#define MASK_VLSEG6E8FFV 0xfdf0707f |
Definition at line 1432 of file riscv-tdep.h.
#define MASK_VLSEG6E8V 0xfdf0707f |
Definition at line 992 of file riscv-tdep.h.
#define MASK_VLSEG7E16FFV 0xfdf0707f |
Definition at line 1448 of file riscv-tdep.h.
#define MASK_VLSEG7E16V 0xfdf0707f |
Definition at line 1024 of file riscv-tdep.h.
#define MASK_VLSEG7E32FFV 0xfdf0707f |
Definition at line 1462 of file riscv-tdep.h.
#define MASK_VLSEG7E32V 0xfdf0707f |
Definition at line 1052 of file riscv-tdep.h.
#define MASK_VLSEG7E64FFV 0xfdf0707f |
Definition at line 1476 of file riscv-tdep.h.
#define MASK_VLSEG7E64V 0xfdf0707f |
Definition at line 1080 of file riscv-tdep.h.
#define MASK_VLSEG7E8FFV 0xfdf0707f |
Definition at line 1434 of file riscv-tdep.h.
#define MASK_VLSEG7E8V 0xfdf0707f |
Definition at line 996 of file riscv-tdep.h.
#define MASK_VLSEG8E16FFV 0xfdf0707f |
Definition at line 1450 of file riscv-tdep.h.
#define MASK_VLSEG8E16V 0xfdf0707f |
Definition at line 1028 of file riscv-tdep.h.
#define MASK_VLSEG8E32FFV 0xfdf0707f |
Definition at line 1464 of file riscv-tdep.h.
#define MASK_VLSEG8E32V 0xfdf0707f |
Definition at line 1056 of file riscv-tdep.h.
#define MASK_VLSEG8E64FFV 0xfdf0707f |
Definition at line 1478 of file riscv-tdep.h.
#define MASK_VLSEG8E64V 0xfdf0707f |
Definition at line 1084 of file riscv-tdep.h.
#define MASK_VLSEG8E8FFV 0xfdf0707f |
Definition at line 1436 of file riscv-tdep.h.
#define MASK_VLSEG8E8V 0xfdf0707f |
Definition at line 1000 of file riscv-tdep.h.
#define MASK_VLSSEG2E16V 0xfc00707f |
Definition at line 1116 of file riscv-tdep.h.
#define MASK_VLSSEG2E32V 0xfc00707f |
Definition at line 1144 of file riscv-tdep.h.
#define MASK_VLSSEG2E64V 0xfc00707f |
Definition at line 1172 of file riscv-tdep.h.
#define MASK_VLSSEG2E8V 0xfc00707f |
Definition at line 1088 of file riscv-tdep.h.
#define MASK_VLSSEG3E16V 0xfc00707f |
Definition at line 1120 of file riscv-tdep.h.
#define MASK_VLSSEG3E32V 0xfc00707f |
Definition at line 1148 of file riscv-tdep.h.
#define MASK_VLSSEG3E64V 0xfc00707f |
Definition at line 1176 of file riscv-tdep.h.
#define MASK_VLSSEG3E8V 0xfc00707f |
Definition at line 1092 of file riscv-tdep.h.
#define MASK_VLSSEG4E16V 0xfc00707f |
Definition at line 1124 of file riscv-tdep.h.
#define MASK_VLSSEG4E32V 0xfc00707f |
Definition at line 1152 of file riscv-tdep.h.
#define MASK_VLSSEG4E64V 0xfc00707f |
Definition at line 1180 of file riscv-tdep.h.
#define MASK_VLSSEG4E8V 0xfc00707f |
Definition at line 1096 of file riscv-tdep.h.
#define MASK_VLSSEG5E16V 0xfc00707f |
Definition at line 1128 of file riscv-tdep.h.
#define MASK_VLSSEG5E32V 0xfc00707f |
Definition at line 1156 of file riscv-tdep.h.
#define MASK_VLSSEG5E64V 0xfc00707f |
Definition at line 1184 of file riscv-tdep.h.
#define MASK_VLSSEG5E8V 0xfc00707f |
Definition at line 1100 of file riscv-tdep.h.
#define MASK_VLSSEG6E16V 0xfc00707f |
Definition at line 1132 of file riscv-tdep.h.
#define MASK_VLSSEG6E32V 0xfc00707f |
Definition at line 1160 of file riscv-tdep.h.
#define MASK_VLSSEG6E64V 0xfc00707f |
Definition at line 1188 of file riscv-tdep.h.
#define MASK_VLSSEG6E8V 0xfc00707f |
Definition at line 1104 of file riscv-tdep.h.
#define MASK_VLSSEG7E16V 0xfc00707f |
Definition at line 1136 of file riscv-tdep.h.
#define MASK_VLSSEG7E32V 0xfc00707f |
Definition at line 1164 of file riscv-tdep.h.
#define MASK_VLSSEG7E64V 0xfc00707f |
Definition at line 1192 of file riscv-tdep.h.
#define MASK_VLSSEG7E8V 0xfc00707f |
Definition at line 1108 of file riscv-tdep.h.
#define MASK_VLSSEG8E16V 0xfc00707f |
Definition at line 1140 of file riscv-tdep.h.
#define MASK_VLSSEG8E32V 0xfc00707f |
Definition at line 1168 of file riscv-tdep.h.
#define MASK_VLSSEG8E64V 0xfc00707f |
Definition at line 1196 of file riscv-tdep.h.
#define MASK_VLSSEG8E8V 0xfc00707f |
Definition at line 1112 of file riscv-tdep.h.
#define MASK_VLUXEI16V 0xfc00707f |
Definition at line 954 of file riscv-tdep.h.
#define MASK_VLUXEI32V 0xfc00707f |
Definition at line 956 of file riscv-tdep.h.
#define MASK_VLUXEI64V 0xfc00707f |
Definition at line 958 of file riscv-tdep.h.
#define MASK_VLUXEI8V 0xfc00707f |
Definition at line 952 of file riscv-tdep.h.
#define MASK_VLUXSEG2EI16V 0xfc00707f |
Definition at line 1284 of file riscv-tdep.h.
#define MASK_VLUXSEG2EI32V 0xfc00707f |
Definition at line 1340 of file riscv-tdep.h.
#define MASK_VLUXSEG2EI64V 0xfc00707f |
Definition at line 1396 of file riscv-tdep.h.
#define MASK_VLUXSEG2EI8V 0xfc00707f |
Definition at line 1228 of file riscv-tdep.h.
#define MASK_VLUXSEG3EI16V 0xfc00707f |
Definition at line 1288 of file riscv-tdep.h.
#define MASK_VLUXSEG3EI32V 0xfc00707f |
Definition at line 1344 of file riscv-tdep.h.
#define MASK_VLUXSEG3EI64V 0xfc00707f |
Definition at line 1400 of file riscv-tdep.h.
#define MASK_VLUXSEG3EI8V 0xfc00707f |
Definition at line 1232 of file riscv-tdep.h.
#define MASK_VLUXSEG4EI16V 0xfc00707f |
Definition at line 1292 of file riscv-tdep.h.
#define MASK_VLUXSEG4EI32V 0xfc00707f |
Definition at line 1348 of file riscv-tdep.h.
#define MASK_VLUXSEG4EI64V 0xfc00707f |
Definition at line 1404 of file riscv-tdep.h.
#define MASK_VLUXSEG4EI8V 0xfc00707f |
Definition at line 1236 of file riscv-tdep.h.
#define MASK_VLUXSEG5EI16V 0xfc00707f |
Definition at line 1296 of file riscv-tdep.h.
#define MASK_VLUXSEG5EI32V 0xfc00707f |
Definition at line 1352 of file riscv-tdep.h.
#define MASK_VLUXSEG5EI64V 0xfc00707f |
Definition at line 1408 of file riscv-tdep.h.
#define MASK_VLUXSEG5EI8V 0xfc00707f |
Definition at line 1240 of file riscv-tdep.h.
#define MASK_VLUXSEG6EI16V 0xfc00707f |
Definition at line 1300 of file riscv-tdep.h.
#define MASK_VLUXSEG6EI32V 0xfc00707f |
Definition at line 1356 of file riscv-tdep.h.
#define MASK_VLUXSEG6EI64V 0xfc00707f |
Definition at line 1412 of file riscv-tdep.h.
#define MASK_VLUXSEG6EI8V 0xfc00707f |
Definition at line 1244 of file riscv-tdep.h.
#define MASK_VLUXSEG7EI16V 0xfc00707f |
Definition at line 1304 of file riscv-tdep.h.
#define MASK_VLUXSEG7EI32V 0xfc00707f |
Definition at line 1360 of file riscv-tdep.h.
#define MASK_VLUXSEG7EI64V 0xfc00707f |
Definition at line 1416 of file riscv-tdep.h.
#define MASK_VLUXSEG7EI8V 0xfc00707f |
Definition at line 1248 of file riscv-tdep.h.
#define MASK_VLUXSEG8EI16V 0xfc00707f |
Definition at line 1308 of file riscv-tdep.h.
#define MASK_VLUXSEG8EI32V 0xfc00707f |
Definition at line 1364 of file riscv-tdep.h.
#define MASK_VLUXSEG8EI64V 0xfc00707f |
Definition at line 1420 of file riscv-tdep.h.
#define MASK_VLUXSEG8EI8V 0xfc00707f |
Definition at line 1252 of file riscv-tdep.h.
#define MASK_VMACCVV 0xfc00707f |
Definition at line 1748 of file riscv-tdep.h.
#define MASK_VMACCVX 0xfc00707f |
Definition at line 1750 of file riscv-tdep.h.
#define MASK_VMADCVI 0xfe00707f |
Definition at line 1598 of file riscv-tdep.h.
#define MASK_VMADCVIM 0xfe00707f |
Definition at line 1592 of file riscv-tdep.h.
#define MASK_VMADCVV 0xfe00707f |
Definition at line 1594 of file riscv-tdep.h.
#define MASK_VMADCVVM 0xfe00707f |
Definition at line 1588 of file riscv-tdep.h.
#define MASK_VMADCVX 0xfe00707f |
Definition at line 1596 of file riscv-tdep.h.
#define MASK_VMADCVXM 0xfe00707f |
Definition at line 1590 of file riscv-tdep.h.
#define MASK_VMADDVV 0xfc00707f |
Definition at line 1756 of file riscv-tdep.h.
#define MASK_VMADDVX 0xfc00707f |
Definition at line 1758 of file riscv-tdep.h.
#define MASK_VMANDMM 0xfe00707f |
Definition at line 2098 of file riscv-tdep.h.
#define MASK_VMANDNMM 0xfe00707f |
Definition at line 2102 of file riscv-tdep.h.
#define MASK_VMAXUVV 0xfc00707f |
Definition at line 1716 of file riscv-tdep.h.
#define MASK_VMAXUVX 0xfc00707f |
Definition at line 1718 of file riscv-tdep.h.
#define MASK_VMAXVV 0xfc00707f |
Definition at line 1708 of file riscv-tdep.h.
#define MASK_VMAXVX 0xfc00707f |
Definition at line 1710 of file riscv-tdep.h.
#define MASK_VMERGEVIM 0xfe00707f |
Definition at line 1812 of file riscv-tdep.h.
#define MASK_VMERGEVVM 0xfe00707f |
Definition at line 1808 of file riscv-tdep.h.
#define MASK_VMERGEVXM 0xfe00707f |
Definition at line 1810 of file riscv-tdep.h.
#define MASK_VMFEQVF 0xfc00707f |
Definition at line 2002 of file riscv-tdep.h.
#define MASK_VMFEQVV 0xfc00707f |
Definition at line 2000 of file riscv-tdep.h.
#define MASK_VMFGEVF 0xfc00707f |
Definition at line 2018 of file riscv-tdep.h.
#define MASK_VMFGTVF 0xfc00707f |
Definition at line 2016 of file riscv-tdep.h.
#define MASK_VMFLEVF 0xfc00707f |
Definition at line 2014 of file riscv-tdep.h.
#define MASK_VMFLEVV 0xfc00707f |
Definition at line 2012 of file riscv-tdep.h.
#define MASK_VMFLTVF 0xfc00707f |
Definition at line 2010 of file riscv-tdep.h.
#define MASK_VMFLTVV 0xfc00707f |
Definition at line 2008 of file riscv-tdep.h.
#define MASK_VMFNEVF 0xfc00707f |
Definition at line 2006 of file riscv-tdep.h.
#define MASK_VMFNEVV 0xfc00707f |
Definition at line 2004 of file riscv-tdep.h.
#define MASK_VMINUVV 0xfc00707f |
Definition at line 1712 of file riscv-tdep.h.
#define MASK_VMINUVX 0xfc00707f |
Definition at line 1714 of file riscv-tdep.h.
#define MASK_VMINVV 0xfc00707f |
Definition at line 1704 of file riscv-tdep.h.
#define MASK_VMINVX 0xfc00707f |
Definition at line 1706 of file riscv-tdep.h.
#define MASK_VMNANDMM 0xfe00707f |
Definition at line 2100 of file riscv-tdep.h.
#define MASK_VMNORMM 0xfe00707f |
Definition at line 2108 of file riscv-tdep.h.
#define MASK_VMORMM 0xfe00707f |
Definition at line 2106 of file riscv-tdep.h.
#define MASK_VMORNMM 0xfe00707f |
Definition at line 2110 of file riscv-tdep.h.
#define MASK_VMSBCVV 0xfe00707f |
Definition at line 1608 of file riscv-tdep.h.
#define MASK_VMSBCVVM 0xfe00707f |
Definition at line 1604 of file riscv-tdep.h.
#define MASK_VMSBCVX 0xfe00707f |
Definition at line 1610 of file riscv-tdep.h.
#define MASK_VMSBCVXM 0xfe00707f |
Definition at line 1606 of file riscv-tdep.h.
#define MASK_VMSBFM 0xfc0ff07f |
Definition at line 2118 of file riscv-tdep.h.
#define MASK_VMSEQVI 0xfc00707f |
Definition at line 1668 of file riscv-tdep.h.
#define MASK_VMSEQVV 0xfc00707f |
Definition at line 1664 of file riscv-tdep.h.
#define MASK_VMSEQVX 0xfc00707f |
Definition at line 1666 of file riscv-tdep.h.
#define MASK_VMSGTUVI 0xfc00707f |
Definition at line 1702 of file riscv-tdep.h.
#define MASK_VMSGTUVX 0xfc00707f |
Definition at line 1700 of file riscv-tdep.h.
#define MASK_VMSGTVI 0xfc00707f |
Definition at line 1698 of file riscv-tdep.h.
#define MASK_VMSGTVX 0xfc00707f |
Definition at line 1696 of file riscv-tdep.h.
#define MASK_VMSIFM 0xfc0ff07f |
Definition at line 2120 of file riscv-tdep.h.
#define MASK_VMSLEUVI 0xfc00707f |
Definition at line 1694 of file riscv-tdep.h.
#define MASK_VMSLEUVV 0xfc00707f |
Definition at line 1690 of file riscv-tdep.h.
#define MASK_VMSLEUVX 0xfc00707f |
Definition at line 1692 of file riscv-tdep.h.
#define MASK_VMSLEVI 0xfc00707f |
Definition at line 1688 of file riscv-tdep.h.
#define MASK_VMSLEVV 0xfc00707f |
Definition at line 1684 of file riscv-tdep.h.
#define MASK_VMSLEVX 0xfc00707f |
Definition at line 1686 of file riscv-tdep.h.
#define MASK_VMSLTUVV 0xfc00707f |
Definition at line 1680 of file riscv-tdep.h.
#define MASK_VMSLTUVX 0xfc00707f |
Definition at line 1682 of file riscv-tdep.h.
#define MASK_VMSLTVV 0xfc00707f |
Definition at line 1676 of file riscv-tdep.h.
#define MASK_VMSLTVX 0xfc00707f |
Definition at line 1678 of file riscv-tdep.h.
#define MASK_VMSNEVI 0xfc00707f |
Definition at line 1674 of file riscv-tdep.h.
#define MASK_VMSNEVV 0xfc00707f |
Definition at line 1670 of file riscv-tdep.h.
#define MASK_VMSNEVX 0xfc00707f |
Definition at line 1672 of file riscv-tdep.h.
#define MASK_VMSOFM 0xfc0ff07f |
Definition at line 2122 of file riscv-tdep.h.
#define MASK_VMULHSUVV 0xfc00707f |
Definition at line 1732 of file riscv-tdep.h.
#define MASK_VMULHSUVX 0xfc00707f |
Definition at line 1734 of file riscv-tdep.h.
#define MASK_VMULHUVV 0xfc00707f |
Definition at line 1728 of file riscv-tdep.h.
#define MASK_VMULHUVX 0xfc00707f |
Definition at line 1730 of file riscv-tdep.h.
#define MASK_VMULHVV 0xfc00707f |
Definition at line 1724 of file riscv-tdep.h.
#define MASK_VMULHVX 0xfc00707f |
Definition at line 1726 of file riscv-tdep.h.
#define MASK_VMULVV 0xfc00707f |
Definition at line 1720 of file riscv-tdep.h.
#define MASK_VMULVX 0xfc00707f |
Definition at line 1722 of file riscv-tdep.h.
#define MASK_VMV1RV 0xfe0ff07f |
Definition at line 2162 of file riscv-tdep.h.
#define MASK_VMV2RV 0xfe0ff07f |
Definition at line 2164 of file riscv-tdep.h.
#define MASK_VMV4RV 0xfe0ff07f |
Definition at line 2166 of file riscv-tdep.h.
#define MASK_VMV8RV 0xfe0ff07f |
Definition at line 2168 of file riscv-tdep.h.
#define MASK_VMVSX 0xfff0707f |
Definition at line 2130 of file riscv-tdep.h.
#define MASK_VMVVI 0xfff0707f |
Definition at line 1818 of file riscv-tdep.h.
#define MASK_VMVVV 0xfff0707f |
Definition at line 1814 of file riscv-tdep.h.
#define MASK_VMVVX 0xfff0707f |
Definition at line 1816 of file riscv-tdep.h.
#define MASK_VMVXS 0xfe0ff07f |
Definition at line 2128 of file riscv-tdep.h.
#define MASK_VMXNORMM 0xfe00707f |
Definition at line 2112 of file riscv-tdep.h.
#define MASK_VMXORMM 0xfe00707f |
Definition at line 2104 of file riscv-tdep.h.
#define MASK_VNCLIPUWI 0xfc00707f |
Definition at line 1876 of file riscv-tdep.h.
#define MASK_VNCLIPUWV 0xfc00707f |
Definition at line 1872 of file riscv-tdep.h.
#define MASK_VNCLIPUWX 0xfc00707f |
Definition at line 1874 of file riscv-tdep.h.
#define MASK_VNCLIPWI 0xfc00707f |
Definition at line 1882 of file riscv-tdep.h.
#define MASK_VNCLIPWV 0xfc00707f |
Definition at line 1878 of file riscv-tdep.h.
#define MASK_VNCLIPWX 0xfc00707f |
Definition at line 1880 of file riscv-tdep.h.
#define MASK_VNCVTXXW 0xfc0ff07f |
Definition at line 1650 of file riscv-tdep.h.
#define MASK_VNMSACVV 0xfc00707f |
Definition at line 1752 of file riscv-tdep.h.
#define MASK_VNMSACVX 0xfc00707f |
Definition at line 1754 of file riscv-tdep.h.
#define MASK_VNMSUBVV 0xfc00707f |
Definition at line 1760 of file riscv-tdep.h.
#define MASK_VNMSUBVX 0xfc00707f |
Definition at line 1762 of file riscv-tdep.h.
#define MASK_VNOTV 0xfc0ff07f |
Definition at line 1612 of file riscv-tdep.h.
#define MASK_VNSRAWI 0xfc00707f |
Definition at line 1662 of file riscv-tdep.h.
#define MASK_VNSRAWV 0xfc00707f |
Definition at line 1658 of file riscv-tdep.h.
#define MASK_VNSRAWX 0xfc00707f |
Definition at line 1660 of file riscv-tdep.h.
#define MASK_VNSRLWI 0xfc00707f |
Definition at line 1656 of file riscv-tdep.h.
#define MASK_VNSRLWV 0xfc00707f |
Definition at line 1652 of file riscv-tdep.h.
#define MASK_VNSRLWX 0xfc00707f |
Definition at line 1654 of file riscv-tdep.h.
#define MASK_VORVI 0xfc00707f |
Definition at line 1624 of file riscv-tdep.h.
#define MASK_VORVV 0xfc00707f |
Definition at line 1620 of file riscv-tdep.h.
#define MASK_VORVX 0xfc00707f |
Definition at line 1622 of file riscv-tdep.h.
#define MASK_VQMACCSUVV 0xfc00707f |
Definition at line 1786 of file riscv-tdep.h.
#define MASK_VQMACCSUVX 0xfc00707f |
Definition at line 1788 of file riscv-tdep.h.
#define MASK_VQMACCUSVX 0xfc00707f |
Definition at line 1790 of file riscv-tdep.h.
#define MASK_VQMACCUVV 0xfc00707f |
Definition at line 1778 of file riscv-tdep.h.
#define MASK_VQMACCUVX 0xfc00707f |
Definition at line 1780 of file riscv-tdep.h.
#define MASK_VQMACCVV 0xfc00707f |
Definition at line 1782 of file riscv-tdep.h.
#define MASK_VQMACCVX 0xfc00707f |
Definition at line 1784 of file riscv-tdep.h.
#define MASK_VREDANDVS 0xfc00707f |
Definition at line 2076 of file riscv-tdep.h.
#define MASK_VREDMAXUVS 0xfc00707f |
Definition at line 2070 of file riscv-tdep.h.
#define MASK_VREDMAXVS 0xfc00707f |
Definition at line 2068 of file riscv-tdep.h.
#define MASK_VREDMINUVS 0xfc00707f |
Definition at line 2074 of file riscv-tdep.h.
#define MASK_VREDMINVS 0xfc00707f |
Definition at line 2072 of file riscv-tdep.h.
#define MASK_VREDORVS 0xfc00707f |
Definition at line 2078 of file riscv-tdep.h.
#define MASK_VREDSUMVS 0xfc00707f |
Definition at line 2066 of file riscv-tdep.h.
#define MASK_VREDXORVS 0xfc00707f |
Definition at line 2080 of file riscv-tdep.h.
#define MASK_VREMUVV 0xfc00707f |
Definition at line 1804 of file riscv-tdep.h.
#define MASK_VREMUVX 0xfc00707f |
Definition at line 1806 of file riscv-tdep.h.
#define MASK_VREMVV 0xfc00707f |
Definition at line 1800 of file riscv-tdep.h.
#define MASK_VREMVX 0xfc00707f |
Definition at line 1802 of file riscv-tdep.h.
#define MASK_VREV8_V 0xfc0ff07f |
Definition at line 2191 of file riscv-tdep.h.
#define MASK_VRGATHEREI16VV 0xfc00707f |
Definition at line 2158 of file riscv-tdep.h.
#define MASK_VRGATHERVI 0xfc00707f |
Definition at line 2156 of file riscv-tdep.h.
#define MASK_VRGATHERVV 0xfc00707f |
Definition at line 2152 of file riscv-tdep.h.
#define MASK_VRGATHERVX 0xfc00707f |
Definition at line 2154 of file riscv-tdep.h.
#define MASK_VROL_VV 0xfc00707f |
Definition at line 2193 of file riscv-tdep.h.
#define MASK_VROL_VX 0xfc00707f |
Definition at line 2195 of file riscv-tdep.h.
#define MASK_VROR_VI 0xf800707f |
Definition at line 2197 of file riscv-tdep.h.
#define MASK_VROR_VV 0xfc00707f |
Definition at line 2199 of file riscv-tdep.h.
#define MASK_VROR_VX 0xfc00707f |
Definition at line 2201 of file riscv-tdep.h.
#define MASK_VRSUBVI 0xfc00707f |
Definition at line 1532 of file riscv-tdep.h.
#define MASK_VRSUBVX 0xfc00707f |
Definition at line 1530 of file riscv-tdep.h.
#define MASK_VS1RV 0xfff0707f |
Definition at line 1512 of file riscv-tdep.h.
#define MASK_VS2RV 0xfff0707f |
Definition at line 1514 of file riscv-tdep.h.
#define MASK_VS4RV 0xfff0707f |
Definition at line 1516 of file riscv-tdep.h.
#define MASK_VS8RV 0xfff0707f |
Definition at line 1518 of file riscv-tdep.h.
#define MASK_VSADDUVI 0xfc00707f |
Definition at line 1824 of file riscv-tdep.h.
#define MASK_VSADDUVV 0xfc00707f |
Definition at line 1820 of file riscv-tdep.h.
#define MASK_VSADDUVX 0xfc00707f |
Definition at line 1822 of file riscv-tdep.h.
#define MASK_VSADDVI 0xfc00707f |
Definition at line 1830 of file riscv-tdep.h.
#define MASK_VSADDVV 0xfc00707f |
Definition at line 1826 of file riscv-tdep.h.
#define MASK_VSADDVX 0xfc00707f |
Definition at line 1828 of file riscv-tdep.h.
#define MASK_VSBCVVM 0xfe00707f |
Definition at line 1600 of file riscv-tdep.h.
#define MASK_VSBCVXM 0xfe00707f |
Definition at line 1602 of file riscv-tdep.h.
#define MASK_VSE16V 0xfdf0707f |
Definition at line 914 of file riscv-tdep.h.
#define MASK_VSE32V 0xfdf0707f |
Definition at line 916 of file riscv-tdep.h.
#define MASK_VSE64V 0xfdf0707f |
Definition at line 918 of file riscv-tdep.h.
#define MASK_VSE8V 0xfdf0707f |
Definition at line 912 of file riscv-tdep.h.
#define MASK_VSETIVLI 0xc000707f |
Definition at line 896 of file riscv-tdep.h.
#define MASK_VSETVL 0xfe00707f |
Definition at line 894 of file riscv-tdep.h.
#define MASK_VSETVLI 0x8000707f |
Definition at line 898 of file riscv-tdep.h.
#define MASK_VSEXT_VF2 0xfc0ff07f |
Definition at line 1580 of file riscv-tdep.h.
#define MASK_VSEXT_VF4 0xfc0ff07f |
Definition at line 1576 of file riscv-tdep.h.
#define MASK_VSEXT_VF8 0xfc0ff07f |
Definition at line 1572 of file riscv-tdep.h.
#define MASK_VSHA2CH_VV 0xfe00707f |
Definition at line 2247 of file riscv-tdep.h.
#define MASK_VSHA2CL_VV 0xfe00707f |
Definition at line 2249 of file riscv-tdep.h.
#define MASK_VSHA2MS_VV 0xfe00707f |
Definition at line 2251 of file riscv-tdep.h.
#define MASK_VSLIDE1DOWNVX 0xfc00707f |
Definition at line 2146 of file riscv-tdep.h.
#define MASK_VSLIDE1UPVX 0xfc00707f |
Definition at line 2144 of file riscv-tdep.h.
#define MASK_VSLIDEDOWNVI 0xfc00707f |
Definition at line 2142 of file riscv-tdep.h.
#define MASK_VSLIDEDOWNVX 0xfc00707f |
Definition at line 2140 of file riscv-tdep.h.
#define MASK_VSLIDEUPVI 0xfc00707f |
Definition at line 2138 of file riscv-tdep.h.
#define MASK_VSLIDEUPVX 0xfc00707f |
Definition at line 2136 of file riscv-tdep.h.
#define MASK_VSLLVI 0xfc00707f |
Definition at line 1636 of file riscv-tdep.h.
#define MASK_VSLLVV 0xfc00707f |
Definition at line 1632 of file riscv-tdep.h.
#define MASK_VSLLVX 0xfc00707f |
Definition at line 1634 of file riscv-tdep.h.
#define MASK_VSM3C_VI 0xfe00707f |
Definition at line 2261 of file riscv-tdep.h.
#define MASK_VSM3ME_VV 0xfe00707f |
Definition at line 2263 of file riscv-tdep.h.
#define MASK_VSM4K_VI 0xfe00707f |
Definition at line 2254 of file riscv-tdep.h.
#define MASK_VSM4R_VS 0xfe0ff07f |
Definition at line 2256 of file riscv-tdep.h.
#define MASK_VSM4R_VV 0xfe0ff07f |
Definition at line 2258 of file riscv-tdep.h.
#define MASK_VSMULVV 0xfc00707f |
Definition at line 1856 of file riscv-tdep.h.
#define MASK_VSMULVX 0xfc00707f |
Definition at line 1858 of file riscv-tdep.h.
#define MASK_VSMV 0xfff0707f |
Definition at line 902 of file riscv-tdep.h.
#define MASK_VSOXEI16V 0xfc00707f |
Definition at line 946 of file riscv-tdep.h.
#define MASK_VSOXEI32V 0xfc00707f |
Definition at line 948 of file riscv-tdep.h.
#define MASK_VSOXEI64V 0xfc00707f |
Definition at line 950 of file riscv-tdep.h.
#define MASK_VSOXEI8V 0xfc00707f |
Definition at line 944 of file riscv-tdep.h.
#define MASK_VSOXSEG2EI16V 0xfc00707f |
Definition at line 1258 of file riscv-tdep.h.
#define MASK_VSOXSEG2EI32V 0xfc00707f |
Definition at line 1314 of file riscv-tdep.h.
#define MASK_VSOXSEG2EI64V 0xfc00707f |
Definition at line 1370 of file riscv-tdep.h.
#define MASK_VSOXSEG2EI8V 0xfc00707f |
Definition at line 1202 of file riscv-tdep.h.
#define MASK_VSOXSEG3EI16V 0xfc00707f |
Definition at line 1262 of file riscv-tdep.h.
#define MASK_VSOXSEG3EI32V 0xfc00707f |
Definition at line 1318 of file riscv-tdep.h.
#define MASK_VSOXSEG3EI64V 0xfc00707f |
Definition at line 1374 of file riscv-tdep.h.
#define MASK_VSOXSEG3EI8V 0xfc00707f |
Definition at line 1206 of file riscv-tdep.h.
#define MASK_VSOXSEG4EI16V 0xfc00707f |
Definition at line 1266 of file riscv-tdep.h.
#define MASK_VSOXSEG4EI32V 0xfc00707f |
Definition at line 1322 of file riscv-tdep.h.
#define MASK_VSOXSEG4EI64V 0xfc00707f |
Definition at line 1378 of file riscv-tdep.h.
#define MASK_VSOXSEG4EI8V 0xfc00707f |
Definition at line 1210 of file riscv-tdep.h.
#define MASK_VSOXSEG5EI16V 0xfc00707f |
Definition at line 1270 of file riscv-tdep.h.
#define MASK_VSOXSEG5EI32V 0xfc00707f |
Definition at line 1326 of file riscv-tdep.h.
#define MASK_VSOXSEG5EI64V 0xfc00707f |
Definition at line 1382 of file riscv-tdep.h.
#define MASK_VSOXSEG5EI8V 0xfc00707f |
Definition at line 1214 of file riscv-tdep.h.
#define MASK_VSOXSEG6EI16V 0xfc00707f |
Definition at line 1274 of file riscv-tdep.h.
#define MASK_VSOXSEG6EI32V 0xfc00707f |
Definition at line 1330 of file riscv-tdep.h.
#define MASK_VSOXSEG6EI64V 0xfc00707f |
Definition at line 1386 of file riscv-tdep.h.
#define MASK_VSOXSEG6EI8V 0xfc00707f |
Definition at line 1218 of file riscv-tdep.h.
#define MASK_VSOXSEG7EI16V 0xfc00707f |
Definition at line 1278 of file riscv-tdep.h.
#define MASK_VSOXSEG7EI32V 0xfc00707f |
Definition at line 1334 of file riscv-tdep.h.
#define MASK_VSOXSEG7EI64V 0xfc00707f |
Definition at line 1390 of file riscv-tdep.h.
#define MASK_VSOXSEG7EI8V 0xfc00707f |
Definition at line 1222 of file riscv-tdep.h.
#define MASK_VSOXSEG8EI16V 0xfc00707f |
Definition at line 1282 of file riscv-tdep.h.
#define MASK_VSOXSEG8EI32V 0xfc00707f |
Definition at line 1338 of file riscv-tdep.h.
#define MASK_VSOXSEG8EI64V 0xfc00707f |
Definition at line 1394 of file riscv-tdep.h.
#define MASK_VSOXSEG8EI8V 0xfc00707f |
Definition at line 1226 of file riscv-tdep.h.
#define MASK_VSRAVI 0xfc00707f |
Definition at line 1648 of file riscv-tdep.h.
#define MASK_VSRAVV 0xfc00707f |
Definition at line 1644 of file riscv-tdep.h.
#define MASK_VSRAVX 0xfc00707f |
Definition at line 1646 of file riscv-tdep.h.
#define MASK_VSRLVI 0xfc00707f |
Definition at line 1642 of file riscv-tdep.h.
#define MASK_VSRLVV 0xfc00707f |
Definition at line 1638 of file riscv-tdep.h.
#define MASK_VSRLVX 0xfc00707f |
Definition at line 1640 of file riscv-tdep.h.
#define MASK_VSSE16V 0xfc00707f |
Definition at line 930 of file riscv-tdep.h.
#define MASK_VSSE32V 0xfc00707f |
Definition at line 932 of file riscv-tdep.h.
#define MASK_VSSE64V 0xfc00707f |
Definition at line 934 of file riscv-tdep.h.
#define MASK_VSSE8V 0xfc00707f |
Definition at line 928 of file riscv-tdep.h.
#define MASK_VSSEG2E16V 0xfdf0707f |
Definition at line 1006 of file riscv-tdep.h.
#define MASK_VSSEG2E32V 0xfdf0707f |
Definition at line 1034 of file riscv-tdep.h.
#define MASK_VSSEG2E64V 0xfdf0707f |
Definition at line 1062 of file riscv-tdep.h.
#define MASK_VSSEG2E8V 0xfdf0707f |
Definition at line 978 of file riscv-tdep.h.
#define MASK_VSSEG3E16V 0xfdf0707f |
Definition at line 1010 of file riscv-tdep.h.
#define MASK_VSSEG3E32V 0xfdf0707f |
Definition at line 1038 of file riscv-tdep.h.
#define MASK_VSSEG3E64V 0xfdf0707f |
Definition at line 1066 of file riscv-tdep.h.
#define MASK_VSSEG3E8V 0xfdf0707f |
Definition at line 982 of file riscv-tdep.h.
#define MASK_VSSEG4E16V 0xfdf0707f |
Definition at line 1014 of file riscv-tdep.h.
#define MASK_VSSEG4E32V 0xfdf0707f |
Definition at line 1042 of file riscv-tdep.h.
#define MASK_VSSEG4E64V 0xfdf0707f |
Definition at line 1070 of file riscv-tdep.h.
#define MASK_VSSEG4E8V 0xfdf0707f |
Definition at line 986 of file riscv-tdep.h.
#define MASK_VSSEG5E16V 0xfdf0707f |
Definition at line 1018 of file riscv-tdep.h.
#define MASK_VSSEG5E32V 0xfdf0707f |
Definition at line 1046 of file riscv-tdep.h.
#define MASK_VSSEG5E64V 0xfdf0707f |
Definition at line 1074 of file riscv-tdep.h.
#define MASK_VSSEG5E8V 0xfdf0707f |
Definition at line 990 of file riscv-tdep.h.
#define MASK_VSSEG6E16V 0xfdf0707f |
Definition at line 1022 of file riscv-tdep.h.
#define MASK_VSSEG6E32V 0xfdf0707f |
Definition at line 1050 of file riscv-tdep.h.
#define MASK_VSSEG6E64V 0xfdf0707f |
Definition at line 1078 of file riscv-tdep.h.
#define MASK_VSSEG6E8V 0xfdf0707f |
Definition at line 994 of file riscv-tdep.h.
#define MASK_VSSEG7E16V 0xfdf0707f |
Definition at line 1026 of file riscv-tdep.h.
#define MASK_VSSEG7E32V 0xfdf0707f |
Definition at line 1054 of file riscv-tdep.h.
#define MASK_VSSEG7E64V 0xfdf0707f |
Definition at line 1082 of file riscv-tdep.h.
#define MASK_VSSEG7E8V 0xfdf0707f |
Definition at line 998 of file riscv-tdep.h.
#define MASK_VSSEG8E16V 0xfdf0707f |
Definition at line 1030 of file riscv-tdep.h.
#define MASK_VSSEG8E32V 0xfdf0707f |
Definition at line 1058 of file riscv-tdep.h.
#define MASK_VSSEG8E64V 0xfdf0707f |
Definition at line 1086 of file riscv-tdep.h.
#define MASK_VSSEG8E8V 0xfdf0707f |
Definition at line 1002 of file riscv-tdep.h.
#define MASK_VSSRAVI 0xfc00707f |
Definition at line 1870 of file riscv-tdep.h.
#define MASK_VSSRAVV 0xfc00707f |
Definition at line 1866 of file riscv-tdep.h.
#define MASK_VSSRAVX 0xfc00707f |
Definition at line 1868 of file riscv-tdep.h.
#define MASK_VSSRLVI 0xfc00707f |
Definition at line 1864 of file riscv-tdep.h.
#define MASK_VSSRLVV 0xfc00707f |
Definition at line 1860 of file riscv-tdep.h.
#define MASK_VSSRLVX 0xfc00707f |
Definition at line 1862 of file riscv-tdep.h.
#define MASK_VSSSEG2E16V 0xfc00707f |
Definition at line 1118 of file riscv-tdep.h.
#define MASK_VSSSEG2E32V 0xfc00707f |
Definition at line 1146 of file riscv-tdep.h.
#define MASK_VSSSEG2E64V 0xfc00707f |
Definition at line 1174 of file riscv-tdep.h.
#define MASK_VSSSEG2E8V 0xfc00707f |
Definition at line 1090 of file riscv-tdep.h.
#define MASK_VSSSEG3E16V 0xfc00707f |
Definition at line 1122 of file riscv-tdep.h.
#define MASK_VSSSEG3E32V 0xfc00707f |
Definition at line 1150 of file riscv-tdep.h.
#define MASK_VSSSEG3E64V 0xfc00707f |
Definition at line 1178 of file riscv-tdep.h.
#define MASK_VSSSEG3E8V 0xfc00707f |
Definition at line 1094 of file riscv-tdep.h.
#define MASK_VSSSEG4E16V 0xfc00707f |
Definition at line 1126 of file riscv-tdep.h.
#define MASK_VSSSEG4E32V 0xfc00707f |
Definition at line 1154 of file riscv-tdep.h.
#define MASK_VSSSEG4E64V 0xfc00707f |
Definition at line 1182 of file riscv-tdep.h.
#define MASK_VSSSEG4E8V 0xfc00707f |
Definition at line 1098 of file riscv-tdep.h.
#define MASK_VSSSEG5E16V 0xfc00707f |
Definition at line 1130 of file riscv-tdep.h.
#define MASK_VSSSEG5E32V 0xfc00707f |
Definition at line 1158 of file riscv-tdep.h.
#define MASK_VSSSEG5E64V 0xfc00707f |
Definition at line 1186 of file riscv-tdep.h.
#define MASK_VSSSEG5E8V 0xfc00707f |
Definition at line 1102 of file riscv-tdep.h.
#define MASK_VSSSEG6E16V 0xfc00707f |
Definition at line 1134 of file riscv-tdep.h.
#define MASK_VSSSEG6E32V 0xfc00707f |
Definition at line 1162 of file riscv-tdep.h.
#define MASK_VSSSEG6E64V 0xfc00707f |
Definition at line 1190 of file riscv-tdep.h.
#define MASK_VSSSEG6E8V 0xfc00707f |
Definition at line 1106 of file riscv-tdep.h.
#define MASK_VSSSEG7E16V 0xfc00707f |
Definition at line 1138 of file riscv-tdep.h.
#define MASK_VSSSEG7E32V 0xfc00707f |
Definition at line 1166 of file riscv-tdep.h.
#define MASK_VSSSEG7E64V 0xfc00707f |
Definition at line 1194 of file riscv-tdep.h.
#define MASK_VSSSEG7E8V 0xfc00707f |
Definition at line 1110 of file riscv-tdep.h.
#define MASK_VSSSEG8E16V 0xfc00707f |
Definition at line 1142 of file riscv-tdep.h.
#define MASK_VSSSEG8E32V 0xfc00707f |
Definition at line 1170 of file riscv-tdep.h.
#define MASK_VSSSEG8E64V 0xfc00707f |
Definition at line 1198 of file riscv-tdep.h.
#define MASK_VSSSEG8E8V 0xfc00707f |
Definition at line 1114 of file riscv-tdep.h.
#define MASK_VSSUBUVV 0xfc00707f |
Definition at line 1832 of file riscv-tdep.h.
#define MASK_VSSUBUVX 0xfc00707f |
Definition at line 1834 of file riscv-tdep.h.
#define MASK_VSSUBVV 0xfc00707f |
Definition at line 1836 of file riscv-tdep.h.
#define MASK_VSSUBVX 0xfc00707f |
Definition at line 1838 of file riscv-tdep.h.
#define MASK_VSUBVV 0xfc00707f |
Definition at line 1526 of file riscv-tdep.h.
#define MASK_VSUBVX 0xfc00707f |
Definition at line 1528 of file riscv-tdep.h.
#define MASK_VSUXEI16V 0xfc00707f |
Definition at line 962 of file riscv-tdep.h.
#define MASK_VSUXEI32V 0xfc00707f |
Definition at line 964 of file riscv-tdep.h.
#define MASK_VSUXEI64V 0xfc00707f |
Definition at line 966 of file riscv-tdep.h.
#define MASK_VSUXEI8V 0xfc00707f |
Definition at line 960 of file riscv-tdep.h.
#define MASK_VSUXSEG2EI16V 0xfc00707f |
Definition at line 1286 of file riscv-tdep.h.
#define MASK_VSUXSEG2EI32V 0xfc00707f |
Definition at line 1342 of file riscv-tdep.h.
#define MASK_VSUXSEG2EI64V 0xfc00707f |
Definition at line 1398 of file riscv-tdep.h.
#define MASK_VSUXSEG2EI8V 0xfc00707f |
Definition at line 1230 of file riscv-tdep.h.
#define MASK_VSUXSEG3EI16V 0xfc00707f |
Definition at line 1290 of file riscv-tdep.h.
#define MASK_VSUXSEG3EI32V 0xfc00707f |
Definition at line 1346 of file riscv-tdep.h.
#define MASK_VSUXSEG3EI64V 0xfc00707f |
Definition at line 1402 of file riscv-tdep.h.
#define MASK_VSUXSEG3EI8V 0xfc00707f |
Definition at line 1234 of file riscv-tdep.h.
#define MASK_VSUXSEG4EI16V 0xfc00707f |
Definition at line 1294 of file riscv-tdep.h.
#define MASK_VSUXSEG4EI32V 0xfc00707f |
Definition at line 1350 of file riscv-tdep.h.
#define MASK_VSUXSEG4EI64V 0xfc00707f |
Definition at line 1406 of file riscv-tdep.h.
#define MASK_VSUXSEG4EI8V 0xfc00707f |
Definition at line 1238 of file riscv-tdep.h.
#define MASK_VSUXSEG5EI16V 0xfc00707f |
Definition at line 1298 of file riscv-tdep.h.
#define MASK_VSUXSEG5EI32V 0xfc00707f |
Definition at line 1354 of file riscv-tdep.h.
#define MASK_VSUXSEG5EI64V 0xfc00707f |
Definition at line 1410 of file riscv-tdep.h.
#define MASK_VSUXSEG5EI8V 0xfc00707f |
Definition at line 1242 of file riscv-tdep.h.
#define MASK_VSUXSEG6EI16V 0xfc00707f |
Definition at line 1302 of file riscv-tdep.h.
#define MASK_VSUXSEG6EI32V 0xfc00707f |
Definition at line 1358 of file riscv-tdep.h.
#define MASK_VSUXSEG6EI64V 0xfc00707f |
Definition at line 1414 of file riscv-tdep.h.
#define MASK_VSUXSEG6EI8V 0xfc00707f |
Definition at line 1246 of file riscv-tdep.h.
#define MASK_VSUXSEG7EI16V 0xfc00707f |
Definition at line 1306 of file riscv-tdep.h.
#define MASK_VSUXSEG7EI32V 0xfc00707f |
Definition at line 1362 of file riscv-tdep.h.
#define MASK_VSUXSEG7EI64V 0xfc00707f |
Definition at line 1418 of file riscv-tdep.h.
#define MASK_VSUXSEG7EI8V 0xfc00707f |
Definition at line 1250 of file riscv-tdep.h.
#define MASK_VSUXSEG8EI16V 0xfc00707f |
Definition at line 1310 of file riscv-tdep.h.
#define MASK_VSUXSEG8EI32V 0xfc00707f |
Definition at line 1366 of file riscv-tdep.h.
#define MASK_VSUXSEG8EI64V 0xfc00707f |
Definition at line 1422 of file riscv-tdep.h.
#define MASK_VSUXSEG8EI8V 0xfc00707f |
Definition at line 1254 of file riscv-tdep.h.
#define MASK_VT_MASKC 0xfe00707f |
Definition at line 2600 of file riscv-tdep.h.
#define MASK_VT_MASKCN 0xfe00707f |
Definition at line 2602 of file riscv-tdep.h.
#define MASK_VWADDUVV 0xfc00707f |
Definition at line 1554 of file riscv-tdep.h.
#define MASK_VWADDUVX 0xfc00707f |
Definition at line 1556 of file riscv-tdep.h.
#define MASK_VWADDUWV 0xfc00707f |
Definition at line 1562 of file riscv-tdep.h.
#define MASK_VWADDUWX 0xfc00707f |
Definition at line 1564 of file riscv-tdep.h.
#define MASK_VWADDVV 0xfc00707f |
Definition at line 1538 of file riscv-tdep.h.
#define MASK_VWADDVX 0xfc00707f |
Definition at line 1540 of file riscv-tdep.h.
#define MASK_VWADDWV 0xfc00707f |
Definition at line 1546 of file riscv-tdep.h.
#define MASK_VWADDWX 0xfc00707f |
Definition at line 1548 of file riscv-tdep.h.
#define MASK_VWCVTUXXV 0xfc0ff07f |
Definition at line 1536 of file riscv-tdep.h.
#define MASK_VWCVTXXV 0xfc0ff07f |
Definition at line 1534 of file riscv-tdep.h.
#define MASK_VWMACCSUVV 0xfc00707f |
Definition at line 1772 of file riscv-tdep.h.
#define MASK_VWMACCSUVX 0xfc00707f |
Definition at line 1774 of file riscv-tdep.h.
#define MASK_VWMACCUSVX 0xfc00707f |
Definition at line 1776 of file riscv-tdep.h.
#define MASK_VWMACCUVV 0xfc00707f |
Definition at line 1764 of file riscv-tdep.h.
#define MASK_VWMACCUVX 0xfc00707f |
Definition at line 1766 of file riscv-tdep.h.
#define MASK_VWMACCVV 0xfc00707f |
Definition at line 1768 of file riscv-tdep.h.
#define MASK_VWMACCVX 0xfc00707f |
Definition at line 1770 of file riscv-tdep.h.
#define MASK_VWMULSUVV 0xfc00707f |
Definition at line 1744 of file riscv-tdep.h.
#define MASK_VWMULSUVX 0xfc00707f |
Definition at line 1746 of file riscv-tdep.h.
#define MASK_VWMULUVV 0xfc00707f |
Definition at line 1740 of file riscv-tdep.h.
#define MASK_VWMULUVX 0xfc00707f |
Definition at line 1742 of file riscv-tdep.h.
#define MASK_VWMULVV 0xfc00707f |
Definition at line 1736 of file riscv-tdep.h.
#define MASK_VWMULVX 0xfc00707f |
Definition at line 1738 of file riscv-tdep.h.
#define MASK_VWREDSUMUVS 0xfc00707f |
Definition at line 2082 of file riscv-tdep.h.
#define MASK_VWREDSUMVS 0xfc00707f |
Definition at line 2084 of file riscv-tdep.h.
#define MASK_VWSLL_VI 0xfc00707f |
Definition at line 2203 of file riscv-tdep.h.
#define MASK_VWSLL_VV 0xfc00707f |
Definition at line 2205 of file riscv-tdep.h.
#define MASK_VWSLL_VX 0xfc00707f |
Definition at line 2207 of file riscv-tdep.h.
#define MASK_VWSUBUVV 0xfc00707f |
Definition at line 1558 of file riscv-tdep.h.
#define MASK_VWSUBUVX 0xfc00707f |
Definition at line 1560 of file riscv-tdep.h.
#define MASK_VWSUBUWV 0xfc00707f |
Definition at line 1566 of file riscv-tdep.h.
#define MASK_VWSUBUWX 0xfc00707f |
Definition at line 1568 of file riscv-tdep.h.
#define MASK_VWSUBVV 0xfc00707f |
Definition at line 1542 of file riscv-tdep.h.
#define MASK_VWSUBVX 0xfc00707f |
Definition at line 1544 of file riscv-tdep.h.
#define MASK_VWSUBWV 0xfc00707f |
Definition at line 1550 of file riscv-tdep.h.
#define MASK_VWSUBWX 0xfc00707f |
Definition at line 1552 of file riscv-tdep.h.
#define MASK_VXORVI 0xfc00707f |
Definition at line 1630 of file riscv-tdep.h.
#define MASK_VXORVV 0xfc00707f |
Definition at line 1626 of file riscv-tdep.h.
#define MASK_VXORVX 0xfc00707f |
Definition at line 1628 of file riscv-tdep.h.
#define MASK_VZEXT_VF2 0xfc0ff07f |
Definition at line 1578 of file riscv-tdep.h.
#define MASK_VZEXT_VF4 0xfc0ff07f |
Definition at line 1574 of file riscv-tdep.h.
#define MASK_VZEXT_VF8 0xfc0ff07f |
Definition at line 1570 of file riscv-tdep.h.
#define MASK_WFI 0xffffffff |
Definition at line 308 of file riscv-tdep.h.
#define MASK_WRS_NTO 0xffffffff |
Definition at line 2371 of file riscv-tdep.h.
#define MASK_WRS_STO 0xffffffff |
Definition at line 2373 of file riscv-tdep.h.
#define MASK_XNOR 0xfe00707f |
Definition at line 568 of file riscv-tdep.h.
#define MASK_XOR 0xfe00707f |
Definition at line 162 of file riscv-tdep.h.
#define MASK_XORI 0x707f |
Definition at line 142 of file riscv-tdep.h.
#define MASK_XPERM4 0xfe00707f |
Definition at line 618 of file riscv-tdep.h.
#define MASK_XPERM8 0xfe00707f |
Definition at line 620 of file riscv-tdep.h.
#define MATCH_ADD 0x33 |
Definition at line 151 of file riscv-tdep.h.
#define MATCH_ADD_UW 0x800003b |
Definition at line 607 of file riscv-tdep.h.
#define MATCH_ADDI 0x13 |
Definition at line 133 of file riscv-tdep.h.
#define MATCH_ADDIW 0x1b |
Definition at line 171 of file riscv-tdep.h.
#define MATCH_ADDW 0x3b |
Definition at line 179 of file riscv-tdep.h.
#define MATCH_AES32DSI 0x2a000033 |
Definition at line 797 of file riscv-tdep.h.
#define MATCH_AES32DSMI 0x2e000033 |
Definition at line 795 of file riscv-tdep.h.
#define MATCH_AES32ESI 0x22000033 |
Definition at line 793 of file riscv-tdep.h.
#define MATCH_AES32ESMI 0x26000033 |
Definition at line 791 of file riscv-tdep.h.
#define MATCH_AES64DS 0x3a000033 |
Definition at line 819 of file riscv-tdep.h.
#define MATCH_AES64DSM 0x3e000033 |
Definition at line 817 of file riscv-tdep.h.
#define MATCH_AES64ES 0x32000033 |
Definition at line 815 of file riscv-tdep.h.
#define MATCH_AES64ESM 0x36000033 |
Definition at line 813 of file riscv-tdep.h.
#define MATCH_AES64IM 0x30001013 |
Definition at line 809 of file riscv-tdep.h.
#define MATCH_AES64KS1I 0x31001013 |
Definition at line 807 of file riscv-tdep.h.
#define MATCH_AES64KS2 0x7e000033 |
Definition at line 811 of file riscv-tdep.h.
#define MATCH_AMOADD_D 0x302f |
Definition at line 267 of file riscv-tdep.h.
#define MATCH_AMOADD_W 0x202f |
Definition at line 245 of file riscv-tdep.h.
#define MATCH_AMOAND_D 0x6000302f |
Definition at line 273 of file riscv-tdep.h.
#define MATCH_AMOAND_W 0x6000202f |
Definition at line 251 of file riscv-tdep.h.
#define MATCH_AMOMAX_D 0xa000302f |
Definition at line 277 of file riscv-tdep.h.
#define MATCH_AMOMAX_W 0xa000202f |
Definition at line 255 of file riscv-tdep.h.
#define MATCH_AMOMAXU_D 0xe000302f |
Definition at line 281 of file riscv-tdep.h.
#define MATCH_AMOMAXU_W 0xe000202f |
Definition at line 259 of file riscv-tdep.h.
#define MATCH_AMOMIN_D 0x8000302f |
Definition at line 275 of file riscv-tdep.h.
#define MATCH_AMOMIN_W 0x8000202f |
Definition at line 253 of file riscv-tdep.h.
#define MATCH_AMOMINU_D 0xc000302f |
Definition at line 279 of file riscv-tdep.h.
#define MATCH_AMOMINU_W 0xc000202f |
Definition at line 257 of file riscv-tdep.h.
#define MATCH_AMOOR_D 0x4000302f |
Definition at line 271 of file riscv-tdep.h.
#define MATCH_AMOOR_W 0x4000202f |
Definition at line 249 of file riscv-tdep.h.
#define MATCH_AMOSWAP_D 0x800302f |
Definition at line 283 of file riscv-tdep.h.
#define MATCH_AMOSWAP_W 0x800202f |
Definition at line 261 of file riscv-tdep.h.
#define MATCH_AMOXOR_D 0x2000302f |
Definition at line 269 of file riscv-tdep.h.
#define MATCH_AMOXOR_W 0x2000202f |
Definition at line 247 of file riscv-tdep.h.
#define MATCH_AND 0x7033 |
Definition at line 169 of file riscv-tdep.h.
#define MATCH_ANDI 0x7013 |
Definition at line 149 of file riscv-tdep.h.
#define MATCH_ANDN 0x40007033 |
Definition at line 563 of file riscv-tdep.h.
#define MATCH_AUIPC 0x17 |
Definition at line 131 of file riscv-tdep.h.
#define MATCH_BCLR 0x48001033 |
Definition at line 629 of file riscv-tdep.h.
#define MATCH_BCLRI 0x48001013 |
Definition at line 621 of file riscv-tdep.h.
#define MATCH_BEQ 0x63 |
Definition at line 113 of file riscv-tdep.h.
#define MATCH_BEXT 0x48005033 |
Definition at line 635 of file riscv-tdep.h.
#define MATCH_BEXTI 0x48005013 |
Definition at line 627 of file riscv-tdep.h.
#define MATCH_BGE 0x5063 |
Definition at line 119 of file riscv-tdep.h.
#define MATCH_BGEU 0x7063 |
Definition at line 123 of file riscv-tdep.h.
#define MATCH_BINV 0x68001033 |
Definition at line 633 of file riscv-tdep.h.
#define MATCH_BINVI 0x68001013 |
Definition at line 625 of file riscv-tdep.h.
#define MATCH_BLT 0x4063 |
Definition at line 117 of file riscv-tdep.h.
#define MATCH_BLTU 0x6063 |
Definition at line 121 of file riscv-tdep.h.
#define MATCH_BNE 0x1063 |
Definition at line 115 of file riscv-tdep.h.
#define MATCH_BSET 0x28001033 |
Definition at line 631 of file riscv-tdep.h.
#define MATCH_BSETI 0x28001013 |
Definition at line 623 of file riscv-tdep.h.
#define MATCH_C_ADD 0x9002 |
Definition at line 735 of file riscv-tdep.h.
#define MATCH_C_ADDI 0x1 |
Definition at line 687 of file riscv-tdep.h.
#define MATCH_C_ADDI16SP 0x6101 |
Definition at line 745 of file riscv-tdep.h.
#define MATCH_C_ADDI4SPN 0x0 |
Definition at line 673 of file riscv-tdep.h.
#define MATCH_C_ADDIW 0x2001 |
Definition at line 757 of file riscv-tdep.h.
#define MATCH_C_ADDW 0x9c21 |
Definition at line 715 of file riscv-tdep.h.
#define MATCH_C_AND 0x8c61 |
Definition at line 711 of file riscv-tdep.h.
#define MATCH_C_ANDI 0x8801 |
Definition at line 703 of file riscv-tdep.h.
#define MATCH_C_BEQZ 0xc001 |
Definition at line 719 of file riscv-tdep.h.
#define MATCH_C_BNEZ 0xe001 |
Definition at line 721 of file riscv-tdep.h.
#define MATCH_C_EBREAK 0x9002 |
Definition at line 751 of file riscv-tdep.h.
#define MATCH_C_FLD 0x2000 |
Definition at line 675 of file riscv-tdep.h.
#define MATCH_C_FLDSP 0x2002 |
Definition at line 727 of file riscv-tdep.h.
#define MATCH_C_FLW 0x6000 |
Definition at line 679 of file riscv-tdep.h.
#define MATCH_C_FLWSP 0x6002 |
Definition at line 731 of file riscv-tdep.h.
#define MATCH_C_FSD 0xa000 |
Definition at line 681 of file riscv-tdep.h.
#define MATCH_C_FSDSP 0xa002 |
Definition at line 737 of file riscv-tdep.h.
#define MATCH_C_FSW 0xe000 |
Definition at line 685 of file riscv-tdep.h.
#define MATCH_C_FSWSP 0xe002 |
Definition at line 741 of file riscv-tdep.h.
#define MATCH_C_J 0xa001 |
Definition at line 717 of file riscv-tdep.h.
#define MATCH_C_JAL 0x2001 |
Definition at line 689 of file riscv-tdep.h.
#define MATCH_C_JALR 0x9002 |
Definition at line 749 of file riscv-tdep.h.
#define MATCH_C_JR 0x8002 |
Definition at line 747 of file riscv-tdep.h.
#define MATCH_C_LBU 0x8000 |
Definition at line 2265 of file riscv-tdep.h.
#define MATCH_C_LD 0x6000 |
Definition at line 753 of file riscv-tdep.h.
#define MATCH_C_LDSP 0x6002 |
Definition at line 759 of file riscv-tdep.h.
#define MATCH_C_LH 0x8440 |
Definition at line 2269 of file riscv-tdep.h.
#define MATCH_C_LHU 0x8400 |
Definition at line 2267 of file riscv-tdep.h.
#define MATCH_C_LI 0x4001 |
Definition at line 691 of file riscv-tdep.h.
#define MATCH_C_LUI 0x6001 |
Definition at line 693 of file riscv-tdep.h.
#define MATCH_C_LW 0x4000 |
Definition at line 677 of file riscv-tdep.h.
#define MATCH_C_LWSP 0x4002 |
Definition at line 729 of file riscv-tdep.h.
#define MATCH_C_MUL 0x9c41 |
Definition at line 2287 of file riscv-tdep.h.
#define MATCH_C_MV 0x8002 |
Definition at line 733 of file riscv-tdep.h.
#define MATCH_C_NOP 0x1 |
Definition at line 743 of file riscv-tdep.h.
#define MATCH_C_NOT 0x9c75 |
Definition at line 2285 of file riscv-tdep.h.
#define MATCH_C_NTL_ALL 0x9016 |
Definition at line 2367 of file riscv-tdep.h.
#define MATCH_C_NTL_P1 0x900a |
Definition at line 2361 of file riscv-tdep.h.
#define MATCH_C_NTL_PALL 0x900e |
Definition at line 2363 of file riscv-tdep.h.
#define MATCH_C_NTL_S1 0x9012 |
Definition at line 2365 of file riscv-tdep.h.
#define MATCH_C_OR 0x8c41 |
Definition at line 709 of file riscv-tdep.h.
#define MATCH_C_SB 0x8800 |
Definition at line 2271 of file riscv-tdep.h.
#define MATCH_C_SD 0xe000 |
Definition at line 755 of file riscv-tdep.h.
#define MATCH_C_SDSP 0xe002 |
Definition at line 761 of file riscv-tdep.h.
#define MATCH_C_SEXT_B 0x9c65 |
Definition at line 2277 of file riscv-tdep.h.
#define MATCH_C_SEXT_H 0x9c6d |
Definition at line 2281 of file riscv-tdep.h.
#define MATCH_C_SH 0x8c00 |
Definition at line 2273 of file riscv-tdep.h.
#define MATCH_C_SLLI 0x2 |
Definition at line 723 of file riscv-tdep.h.
#define MATCH_C_SLLI64 0x2 |
Definition at line 725 of file riscv-tdep.h.
#define MATCH_C_SRAI 0x8401 |
Definition at line 699 of file riscv-tdep.h.
#define MATCH_C_SRAI64 0x8401 |
Definition at line 701 of file riscv-tdep.h.
#define MATCH_C_SRLI 0x8001 |
Definition at line 695 of file riscv-tdep.h.
#define MATCH_C_SRLI64 0x8001 |
Definition at line 697 of file riscv-tdep.h.
#define MATCH_C_SUB 0x8c01 |
Definition at line 705 of file riscv-tdep.h.
#define MATCH_C_SUBW 0x9c01 |
Definition at line 713 of file riscv-tdep.h.
#define MATCH_C_SW 0xc000 |
Definition at line 683 of file riscv-tdep.h.
#define MATCH_C_SWSP 0xc002 |
Definition at line 739 of file riscv-tdep.h.
#define MATCH_C_XOR 0x8c21 |
Definition at line 707 of file riscv-tdep.h.
#define MATCH_C_ZEXT_B 0x9c61 |
Definition at line 2275 of file riscv-tdep.h.
#define MATCH_C_ZEXT_H 0x9c69 |
Definition at line 2279 of file riscv-tdep.h.
#define MATCH_C_ZEXT_W 0x9c71 |
Definition at line 2283 of file riscv-tdep.h.
#define MATCH_CBO_CLEAN 0x10200f |
Definition at line 2339 of file riscv-tdep.h.
#define MATCH_CBO_FLUSH 0x20200f |
Definition at line 2341 of file riscv-tdep.h.
#define MATCH_CBO_INVAL 0x200f |
Definition at line 2343 of file riscv-tdep.h.
#define MATCH_CBO_ZERO 0x40200f |
Definition at line 2345 of file riscv-tdep.h.
#define MATCH_CLMUL 0xa001033 |
Definition at line 611 of file riscv-tdep.h.
#define MATCH_CLMULH 0xa003033 |
Definition at line 613 of file riscv-tdep.h.
#define MATCH_CLMULR 0xa002033 |
Definition at line 615 of file riscv-tdep.h.
#define MATCH_CLZ 0x60001013 |
Definition at line 539 of file riscv-tdep.h.
#define MATCH_CLZW 0x6000101b |
Definition at line 583 of file riscv-tdep.h.
#define MATCH_CPOP 0x60201013 |
Definition at line 543 of file riscv-tdep.h.
#define MATCH_CPOPW 0x6020101b |
Definition at line 587 of file riscv-tdep.h.
#define MATCH_CSRRC 0x3073 |
Definition at line 313 of file riscv-tdep.h.
#define MATCH_CSRRCI 0x7073 |
Definition at line 319 of file riscv-tdep.h.
#define MATCH_CSRRS 0x2073 |
Definition at line 311 of file riscv-tdep.h.
#define MATCH_CSRRSI 0x6073 |
Definition at line 317 of file riscv-tdep.h.
#define MATCH_CSRRW 0x1073 |
Definition at line 309 of file riscv-tdep.h.
#define MATCH_CSRRWI 0x5073 |
Definition at line 315 of file riscv-tdep.h.
#define MATCH_CTZ 0x60101013 |
Definition at line 541 of file riscv-tdep.h.
#define MATCH_CTZW 0x6010101b |
Definition at line 585 of file riscv-tdep.h.
#define MATCH_CZERO_EQZ 0xe005033 |
Definition at line 2348 of file riscv-tdep.h.
#define MATCH_CZERO_NEZ 0xe007033 |
Definition at line 2350 of file riscv-tdep.h.
#define MATCH_DIV 0x2004033 |
Definition at line 227 of file riscv-tdep.h.
#define MATCH_DIVU 0x2005033 |
Definition at line 229 of file riscv-tdep.h.
#define MATCH_DIVUW 0x200503b |
Definition at line 239 of file riscv-tdep.h.
#define MATCH_DIVW 0x200403b |
Definition at line 237 of file riscv-tdep.h.
#define MATCH_DRET 0x7b200073 |
Definition at line 301 of file riscv-tdep.h.
#define MATCH_EBREAK 0x100073 |
Definition at line 291 of file riscv-tdep.h.
#define MATCH_ECALL 0x73 |
Definition at line 289 of file riscv-tdep.h.
#define MATCH_FADD_D 0x2000053 |
Definition at line 341 of file riscv-tdep.h.
#define MATCH_FADD_H 0x4000053 |
Definition at line 821 of file riscv-tdep.h.
#define MATCH_FADD_Q 0x6000053 |
Definition at line 365 of file riscv-tdep.h.
#define MATCH_FADD_S 0x53 |
Definition at line 321 of file riscv-tdep.h.
#define MATCH_FCLASS_D 0xe2001053 |
Definition at line 433 of file riscv-tdep.h.
#define MATCH_FCLASS_H 0xe4001053 |
Definition at line 857 of file riscv-tdep.h.
#define MATCH_FCLASS_Q 0xe6001053 |
Definition at line 443 of file riscv-tdep.h.
#define MATCH_FCLASS_S 0xe0001053 |
Definition at line 421 of file riscv-tdep.h.
#define MATCH_FCVT_D_H 0x42200053 |
Definition at line 879 of file riscv-tdep.h.
#define MATCH_FCVT_D_L 0xd2200053 |
Definition at line 459 of file riscv-tdep.h.
#define MATCH_FCVT_D_LU 0xd2300053 |
Definition at line 461 of file riscv-tdep.h.
#define MATCH_FCVT_D_Q 0x42300053 |
Definition at line 387 of file riscv-tdep.h.
#define MATCH_FCVT_D_S 0x42000053 |
Definition at line 361 of file riscv-tdep.h.
#define MATCH_FCVT_D_W 0xd2000053 |
Definition at line 455 of file riscv-tdep.h.
#define MATCH_FCVT_D_WU 0xd2100053 |
Definition at line 457 of file riscv-tdep.h.
#define MATCH_FCVT_H_D 0x44100053 |
Definition at line 877 of file riscv-tdep.h.
#define MATCH_FCVT_H_L 0xd4200053 |
Definition at line 889 of file riscv-tdep.h.
#define MATCH_FCVT_H_LU 0xd4300053 |
Definition at line 891 of file riscv-tdep.h.
#define MATCH_FCVT_H_Q 0x44300053 |
Definition at line 881 of file riscv-tdep.h.
#define MATCH_FCVT_H_S 0x44000053 |
Definition at line 839 of file riscv-tdep.h.
#define MATCH_FCVT_H_W 0xd4000053 |
Definition at line 859 of file riscv-tdep.h.
#define MATCH_FCVT_H_WU 0xd4100053 |
Definition at line 861 of file riscv-tdep.h.
#define MATCH_FCVT_L_D 0xc2200053 |
Definition at line 427 of file riscv-tdep.h.
#define MATCH_FCVT_L_H 0xc4200053 |
Definition at line 885 of file riscv-tdep.h.
#define MATCH_FCVT_L_Q 0xc6200053 |
Definition at line 439 of file riscv-tdep.h.
#define MATCH_FCVT_L_S 0xc0200053 |
Definition at line 415 of file riscv-tdep.h.
#define MATCH_FCVT_LU_D 0xc2300053 |
Definition at line 429 of file riscv-tdep.h.
#define MATCH_FCVT_LU_H 0xc4300053 |
Definition at line 887 of file riscv-tdep.h.
#define MATCH_FCVT_LU_Q 0xc6300053 |
Definition at line 441 of file riscv-tdep.h.
#define MATCH_FCVT_LU_S 0xc0300053 |
Definition at line 417 of file riscv-tdep.h.
#define MATCH_FCVT_Q_D 0x46100053 |
Definition at line 389 of file riscv-tdep.h.
#define MATCH_FCVT_Q_H 0x46200053 |
Definition at line 883 of file riscv-tdep.h.
#define MATCH_FCVT_Q_L 0xd6200053 |
Definition at line 469 of file riscv-tdep.h.
#define MATCH_FCVT_Q_LU 0xd6300053 |
Definition at line 471 of file riscv-tdep.h.
#define MATCH_FCVT_Q_S 0x46000053 |
Definition at line 385 of file riscv-tdep.h.
#define MATCH_FCVT_Q_W 0xd6000053 |
Definition at line 465 of file riscv-tdep.h.
#define MATCH_FCVT_Q_WU 0xd6100053 |
Definition at line 467 of file riscv-tdep.h.
#define MATCH_FCVT_S_D 0x40100053 |
Definition at line 359 of file riscv-tdep.h.
#define MATCH_FCVT_S_H 0x40200053 |
Definition at line 841 of file riscv-tdep.h.
#define MATCH_FCVT_S_L 0xd0200053 |
Definition at line 449 of file riscv-tdep.h.
#define MATCH_FCVT_S_LU 0xd0300053 |
Definition at line 451 of file riscv-tdep.h.
#define MATCH_FCVT_S_Q 0x40300053 |
Definition at line 383 of file riscv-tdep.h.
#define MATCH_FCVT_S_W 0xd0000053 |
Definition at line 445 of file riscv-tdep.h.
#define MATCH_FCVT_S_WU 0xd0100053 |
Definition at line 447 of file riscv-tdep.h.
#define MATCH_FCVT_W_D 0xc2000053 |
Definition at line 423 of file riscv-tdep.h.
#define MATCH_FCVT_W_H 0xc4000053 |
Definition at line 851 of file riscv-tdep.h.
#define MATCH_FCVT_W_Q 0xc6000053 |
Definition at line 435 of file riscv-tdep.h.
#define MATCH_FCVT_W_S 0xc0000053 |
Definition at line 411 of file riscv-tdep.h.
#define MATCH_FCVT_WU_D 0xc2100053 |
Definition at line 425 of file riscv-tdep.h.
#define MATCH_FCVT_WU_H 0xc4100053 |
Definition at line 853 of file riscv-tdep.h.
#define MATCH_FCVT_WU_Q 0xc6100053 |
Definition at line 437 of file riscv-tdep.h.
#define MATCH_FCVT_WU_S 0xc0100053 |
Definition at line 413 of file riscv-tdep.h.
#define MATCH_FCVTMOD_W_D 0xc2801053 |
Definition at line 529 of file riscv-tdep.h.
#define MATCH_FDIV_D 0x1a000053 |
Definition at line 347 of file riscv-tdep.h.
#define MATCH_FDIV_H 0x1c000053 |
Definition at line 827 of file riscv-tdep.h.
#define MATCH_FDIV_Q 0x1e000053 |
Definition at line 371 of file riscv-tdep.h.
#define MATCH_FDIV_S 0x18000053 |
Definition at line 327 of file riscv-tdep.h.
#define MATCH_FENCE 0xf |
Definition at line 213 of file riscv-tdep.h.
#define MATCH_FENCE_I 0x100f |
Definition at line 215 of file riscv-tdep.h.
#define MATCH_FENCE_TSO 0x8330000f |
Definition at line 217 of file riscv-tdep.h.
#define MATCH_FEQ_D 0xa2002053 |
Definition at line 403 of file riscv-tdep.h.
#define MATCH_FEQ_H 0xa4002053 |
Definition at line 849 of file riscv-tdep.h.
#define MATCH_FEQ_Q 0xa6002053 |
Definition at line 409 of file riscv-tdep.h.
#define MATCH_FEQ_S 0xa0002053 |
Definition at line 397 of file riscv-tdep.h.
#define MATCH_FLD 0x3007 |
Definition at line 639 of file riscv-tdep.h.
#define MATCH_FLE_D 0xa2000053 |
Definition at line 399 of file riscv-tdep.h.
#define MATCH_FLE_H 0xa4000053 |
Definition at line 845 of file riscv-tdep.h.
#define MATCH_FLE_Q 0xa6000053 |
Definition at line 405 of file riscv-tdep.h.
#define MATCH_FLE_S 0xa0000053 |
Definition at line 393 of file riscv-tdep.h.
#define MATCH_FLEQ_D 0xa2004053 |
Definition at line 513 of file riscv-tdep.h.
#define MATCH_FLEQ_H 0xa4004053 |
Definition at line 485 of file riscv-tdep.h.
#define MATCH_FLEQ_Q 0xa6004053 |
Definition at line 527 of file riscv-tdep.h.
#define MATCH_FLEQ_S 0xa0004053 |
Definition at line 499 of file riscv-tdep.h.
#define MATCH_FLH 0x1007 |
Definition at line 865 of file riscv-tdep.h.
#define MATCH_FLI_D 0xf2100053 |
Definition at line 501 of file riscv-tdep.h.
#define MATCH_FLI_H 0xf4100053 |
Definition at line 473 of file riscv-tdep.h.
#define MATCH_FLI_Q 0xf6100053 |
Definition at line 515 of file riscv-tdep.h.
#define MATCH_FLI_S 0xf0100053 |
Definition at line 487 of file riscv-tdep.h.
#define MATCH_FLQ 0x4007 |
Definition at line 641 of file riscv-tdep.h.
#define MATCH_FLT_D 0xa2001053 |
Definition at line 401 of file riscv-tdep.h.
#define MATCH_FLT_H 0xa4001053 |
Definition at line 847 of file riscv-tdep.h.
#define MATCH_FLT_Q 0xa6001053 |
Definition at line 407 of file riscv-tdep.h.
#define MATCH_FLT_S 0xa0001053 |
Definition at line 395 of file riscv-tdep.h.
#define MATCH_FLTQ_D 0xa2005053 |
Definition at line 511 of file riscv-tdep.h.
#define MATCH_FLTQ_H 0xa4005053 |
Definition at line 483 of file riscv-tdep.h.
#define MATCH_FLTQ_Q 0xa6005053 |
Definition at line 525 of file riscv-tdep.h.
#define MATCH_FLTQ_S 0xa0005053 |
Definition at line 497 of file riscv-tdep.h.
#define MATCH_FLW 0x2007 |
Definition at line 637 of file riscv-tdep.h.
#define MATCH_FMADD_D 0x2000043 |
Definition at line 657 of file riscv-tdep.h.
#define MATCH_FMADD_H 0x4000043 |
Definition at line 869 of file riscv-tdep.h.
#define MATCH_FMADD_Q 0x6000043 |
Definition at line 665 of file riscv-tdep.h.
#define MATCH_FMADD_S 0x43 |
Definition at line 649 of file riscv-tdep.h.
#define MATCH_FMAX_D 0x2a001053 |
Definition at line 357 of file riscv-tdep.h.
#define MATCH_FMAX_H 0x2c001053 |
Definition at line 837 of file riscv-tdep.h.
#define MATCH_FMAX_Q 0x2e001053 |
Definition at line 381 of file riscv-tdep.h.
#define MATCH_FMAX_S 0x28001053 |
Definition at line 337 of file riscv-tdep.h.
#define MATCH_FMAXM_D 0x2a003053 |
Definition at line 505 of file riscv-tdep.h.
#define MATCH_FMAXM_H 0x2c003053 |
Definition at line 477 of file riscv-tdep.h.
#define MATCH_FMAXM_Q 0x2e003053 |
Definition at line 519 of file riscv-tdep.h.
#define MATCH_FMAXM_S 0x28003053 |
Definition at line 491 of file riscv-tdep.h.
#define MATCH_FMIN_D 0x2a000053 |
Definition at line 355 of file riscv-tdep.h.
#define MATCH_FMIN_H 0x2c000053 |
Definition at line 835 of file riscv-tdep.h.
#define MATCH_FMIN_Q 0x2e000053 |
Definition at line 379 of file riscv-tdep.h.
#define MATCH_FMIN_S 0x28000053 |
Definition at line 335 of file riscv-tdep.h.
#define MATCH_FMINM_D 0x2a002053 |
Definition at line 503 of file riscv-tdep.h.
#define MATCH_FMINM_H 0x2c002053 |
Definition at line 475 of file riscv-tdep.h.
#define MATCH_FMINM_Q 0x2e002053 |
Definition at line 517 of file riscv-tdep.h.
#define MATCH_FMINM_S 0x28002053 |
Definition at line 489 of file riscv-tdep.h.
#define MATCH_FMSUB_D 0x2000047 |
Definition at line 659 of file riscv-tdep.h.
#define MATCH_FMSUB_H 0x4000047 |
Definition at line 871 of file riscv-tdep.h.
#define MATCH_FMSUB_Q 0x6000047 |
Definition at line 667 of file riscv-tdep.h.
#define MATCH_FMSUB_S 0x47 |
Definition at line 651 of file riscv-tdep.h.
#define MATCH_FMUL_D 0x12000053 |
Definition at line 345 of file riscv-tdep.h.
#define MATCH_FMUL_H 0x14000053 |
Definition at line 825 of file riscv-tdep.h.
#define MATCH_FMUL_Q 0x16000053 |
Definition at line 369 of file riscv-tdep.h.
#define MATCH_FMUL_S 0x10000053 |
Definition at line 325 of file riscv-tdep.h.
#define MATCH_FMV_D_X 0xf2000053 |
Definition at line 463 of file riscv-tdep.h.
#define MATCH_FMV_H_X 0xf4000053 |
Definition at line 863 of file riscv-tdep.h.
#define MATCH_FMV_S_X 0xf0000053 |
Definition at line 453 of file riscv-tdep.h.
#define MATCH_FMV_X_D 0xe2000053 |
Definition at line 431 of file riscv-tdep.h.
#define MATCH_FMV_X_H 0xe4000053 |
Definition at line 855 of file riscv-tdep.h.
#define MATCH_FMV_X_S 0xe0000053 |
Definition at line 419 of file riscv-tdep.h.
#define MATCH_FMVH_X_D 0xe2100053 |
Definition at line 531 of file riscv-tdep.h.
#define MATCH_FMVH_X_Q 0xe6100053 |
Definition at line 533 of file riscv-tdep.h.
#define MATCH_FMVP_D_X 0xb2000053 |
Definition at line 535 of file riscv-tdep.h.
#define MATCH_FMVP_Q_X 0xb6000053 |
Definition at line 537 of file riscv-tdep.h.
#define MATCH_FNMADD_D 0x200004f |
Definition at line 663 of file riscv-tdep.h.
#define MATCH_FNMADD_H 0x400004f |
Definition at line 875 of file riscv-tdep.h.
#define MATCH_FNMADD_Q 0x600004f |
Definition at line 671 of file riscv-tdep.h.
#define MATCH_FNMADD_S 0x4f |
Definition at line 655 of file riscv-tdep.h.
#define MATCH_FNMSUB_D 0x200004b |
Definition at line 661 of file riscv-tdep.h.
#define MATCH_FNMSUB_H 0x400004b |
Definition at line 873 of file riscv-tdep.h.
#define MATCH_FNMSUB_Q 0x600004b |
Definition at line 669 of file riscv-tdep.h.
#define MATCH_FNMSUB_S 0x4b |
Definition at line 653 of file riscv-tdep.h.
#define MATCH_FRCSR 0x302073 |
Definition at line 95 of file riscv-tdep.h.
#define MATCH_FRFLAGS 0x102073 |
Definition at line 81 of file riscv-tdep.h.
#define MATCH_FROUND_D 0x42400053 |
Definition at line 507 of file riscv-tdep.h.
#define MATCH_FROUND_H 0x44400053 |
Definition at line 479 of file riscv-tdep.h.
#define MATCH_FROUND_Q 0x46400053 |
Definition at line 521 of file riscv-tdep.h.
#define MATCH_FROUND_S 0x40400053 |
Definition at line 493 of file riscv-tdep.h.
#define MATCH_FROUNDNX_D 0x42500053 |
Definition at line 509 of file riscv-tdep.h.
#define MATCH_FROUNDNX_H 0x44500053 |
Definition at line 481 of file riscv-tdep.h.
#define MATCH_FROUNDNX_Q 0x46500053 |
Definition at line 523 of file riscv-tdep.h.
#define MATCH_FROUNDNX_S 0x40500053 |
Definition at line 495 of file riscv-tdep.h.
#define MATCH_FRRM 0x202073 |
Definition at line 87 of file riscv-tdep.h.
#define MATCH_FSCSR 0x301073 |
Definition at line 93 of file riscv-tdep.h.
#define MATCH_FSD 0x3027 |
Definition at line 645 of file riscv-tdep.h.
#define MATCH_FSFLAGS 0x101073 |
Definition at line 83 of file riscv-tdep.h.
#define MATCH_FSFLAGSI 0x105073 |
Definition at line 85 of file riscv-tdep.h.
#define MATCH_FSGNJ_D 0x22000053 |
Definition at line 349 of file riscv-tdep.h.
#define MATCH_FSGNJ_H 0x24000053 |
Definition at line 829 of file riscv-tdep.h.
#define MATCH_FSGNJ_Q 0x26000053 |
Definition at line 373 of file riscv-tdep.h.
#define MATCH_FSGNJ_S 0x20000053 |
Definition at line 329 of file riscv-tdep.h.
#define MATCH_FSGNJN_D 0x22001053 |
Definition at line 351 of file riscv-tdep.h.
#define MATCH_FSGNJN_H 0x24001053 |
Definition at line 831 of file riscv-tdep.h.
#define MATCH_FSGNJN_Q 0x26001053 |
Definition at line 375 of file riscv-tdep.h.
#define MATCH_FSGNJN_S 0x20001053 |
Definition at line 331 of file riscv-tdep.h.
#define MATCH_FSGNJX_D 0x22002053 |
Definition at line 353 of file riscv-tdep.h.
#define MATCH_FSGNJX_H 0x24002053 |
Definition at line 833 of file riscv-tdep.h.
#define MATCH_FSGNJX_Q 0x26002053 |
Definition at line 377 of file riscv-tdep.h.
#define MATCH_FSGNJX_S 0x20002053 |
Definition at line 333 of file riscv-tdep.h.
#define MATCH_FSH 0x1027 |
Definition at line 867 of file riscv-tdep.h.
#define MATCH_FSQ 0x4027 |
Definition at line 647 of file riscv-tdep.h.
#define MATCH_FSQRT_D 0x5a000053 |
Definition at line 363 of file riscv-tdep.h.
#define MATCH_FSQRT_H 0x5c000053 |
Definition at line 843 of file riscv-tdep.h.
#define MATCH_FSQRT_Q 0x5e000053 |
Definition at line 391 of file riscv-tdep.h.
#define MATCH_FSQRT_S 0x58000053 |
Definition at line 339 of file riscv-tdep.h.
#define MATCH_FSRM 0x201073 |
Definition at line 89 of file riscv-tdep.h.
#define MATCH_FSRMI 0x205073 |
Definition at line 91 of file riscv-tdep.h.
#define MATCH_FSUB_D 0xa000053 |
Definition at line 343 of file riscv-tdep.h.
#define MATCH_FSUB_H 0xc000053 |
Definition at line 823 of file riscv-tdep.h.
#define MATCH_FSUB_Q 0xe000053 |
Definition at line 367 of file riscv-tdep.h.
#define MATCH_FSUB_S 0x8000053 |
Definition at line 323 of file riscv-tdep.h.
#define MATCH_FSW 0x2027 |
Definition at line 643 of file riscv-tdep.h.
#define MATCH_GORCI 0x28005013 |
Definition at line 577 of file riscv-tdep.h.
#define MATCH_GREVI 0x68005013 |
Definition at line 575 of file riscv-tdep.h.
#define MATCH_HFENCE_GVMA 0x62000073 |
Definition at line 2303 of file riscv-tdep.h.
#define MATCH_HFENCE_VVMA 0x22000073 |
Definition at line 2301 of file riscv-tdep.h.
#define MATCH_HINVAL_GVMA 0x66000073 |
Definition at line 2298 of file riscv-tdep.h.
#define MATCH_HINVAL_VVMA 0x26000073 |
Definition at line 2296 of file riscv-tdep.h.
#define MATCH_HLV_B 0x60004073 |
Definition at line 2305 of file riscv-tdep.h.
#define MATCH_HLV_BU 0x60104073 |
Definition at line 2313 of file riscv-tdep.h.
#define MATCH_HLV_D 0x6c004073 |
Definition at line 2311 of file riscv-tdep.h.
#define MATCH_HLV_H 0x64004073 |
Definition at line 2307 of file riscv-tdep.h.
#define MATCH_HLV_HU 0x64104073 |
Definition at line 2315 of file riscv-tdep.h.
#define MATCH_HLV_W 0x68004073 |
Definition at line 2309 of file riscv-tdep.h.
#define MATCH_HLV_WU 0x68104073 |
Definition at line 2317 of file riscv-tdep.h.
#define MATCH_HLVX_HU 0x64304073 |
Definition at line 2319 of file riscv-tdep.h.
#define MATCH_HLVX_WU 0x68304073 |
Definition at line 2321 of file riscv-tdep.h.
#define MATCH_HRET 0x20200073 |
Definition at line 297 of file riscv-tdep.h.
#define MATCH_HSV_B 0x62004073 |
Definition at line 2323 of file riscv-tdep.h.
#define MATCH_HSV_D 0x6e004073 |
Definition at line 2329 of file riscv-tdep.h.
#define MATCH_HSV_H 0x66004073 |
Definition at line 2325 of file riscv-tdep.h.
#define MATCH_HSV_W 0x6a004073 |
Definition at line 2327 of file riscv-tdep.h.
#define MATCH_JAL 0x6f |
Definition at line 127 of file riscv-tdep.h.
#define MATCH_JALR 0x67 |
Definition at line 125 of file riscv-tdep.h.
#define MATCH_LB 0x3 |
Definition at line 189 of file riscv-tdep.h.
#define MATCH_LBU 0x4003 |
Definition at line 197 of file riscv-tdep.h.
#define MATCH_LD 0x3003 |
Definition at line 195 of file riscv-tdep.h.
#define MATCH_LH 0x1003 |
Definition at line 191 of file riscv-tdep.h.
#define MATCH_LHU 0x5003 |
Definition at line 199 of file riscv-tdep.h.
#define MATCH_LR_D 0x1000302f |
Definition at line 285 of file riscv-tdep.h.
#define MATCH_LR_W 0x1000202f |
Definition at line 263 of file riscv-tdep.h.
#define MATCH_LUI 0x37 |
Definition at line 129 of file riscv-tdep.h.
#define MATCH_LW 0x2003 |
Definition at line 193 of file riscv-tdep.h.
#define MATCH_LWU 0x6003 |
Definition at line 201 of file riscv-tdep.h.
#define MATCH_MAX 0xa006033 |
Definition at line 549 of file riscv-tdep.h.
#define MATCH_MAXU 0xa007033 |
Definition at line 551 of file riscv-tdep.h.
#define MATCH_MIN 0xa004033 |
Definition at line 545 of file riscv-tdep.h.
#define MATCH_MINU 0xa005033 |
Definition at line 547 of file riscv-tdep.h.
#define MATCH_MRET 0x30200073 |
Definition at line 299 of file riscv-tdep.h.
#define MATCH_MUL 0x2000033 |
Definition at line 219 of file riscv-tdep.h.
#define MATCH_MULH 0x2001033 |
Definition at line 221 of file riscv-tdep.h.
#define MATCH_MULHSU 0x2002033 |
Definition at line 223 of file riscv-tdep.h.
#define MATCH_MULHU 0x2003033 |
Definition at line 225 of file riscv-tdep.h.
#define MATCH_MULW 0x200003b |
Definition at line 235 of file riscv-tdep.h.
#define MATCH_NTL_ALL 0x500033 |
Definition at line 2359 of file riscv-tdep.h.
#define MATCH_NTL_P1 0x200033 |
Definition at line 2353 of file riscv-tdep.h.
#define MATCH_NTL_PALL 0x300033 |
Definition at line 2355 of file riscv-tdep.h.
#define MATCH_NTL_S1 0x400033 |
Definition at line 2357 of file riscv-tdep.h.
#define MATCH_OR 0x6033 |
Definition at line 167 of file riscv-tdep.h.
#define MATCH_ORI 0x6013 |
Definition at line 147 of file riscv-tdep.h.
#define MATCH_ORN 0x40006033 |
Definition at line 565 of file riscv-tdep.h.
#define MATCH_PACK 0x8004033 |
Definition at line 557 of file riscv-tdep.h.
#define MATCH_PACKH 0x8007033 |
Definition at line 559 of file riscv-tdep.h.
#define MATCH_PACKW 0x800403b |
Definition at line 561 of file riscv-tdep.h.
#define MATCH_PAUSE 0x0100000f |
Definition at line 211 of file riscv-tdep.h.
#define MATCH_PREFETCH_I 0x6013 |
Definition at line 2332 of file riscv-tdep.h.
#define MATCH_PREFETCH_R 0x106013 |
Definition at line 2334 of file riscv-tdep.h.
#define MATCH_PREFETCH_W 0x306013 |
Definition at line 2336 of file riscv-tdep.h.
#define MATCH_RDCYCLE 0xc0002073 |
Definition at line 97 of file riscv-tdep.h.
#define MATCH_RDCYCLEH 0xc8002073 |
Definition at line 103 of file riscv-tdep.h.
#define MATCH_RDINSTRET 0xc0202073 |
Definition at line 101 of file riscv-tdep.h.
#define MATCH_RDINSTRETH 0xc8202073 |
Definition at line 107 of file riscv-tdep.h.
#define MATCH_RDTIME 0xc0102073 |
Definition at line 99 of file riscv-tdep.h.
#define MATCH_RDTIMEH 0xc8102073 |
Definition at line 105 of file riscv-tdep.h.
#define MATCH_REM 0x2006033 |
Definition at line 231 of file riscv-tdep.h.
#define MATCH_REMU 0x2007033 |
Definition at line 233 of file riscv-tdep.h.
#define MATCH_REMUW 0x200703b |
Definition at line 243 of file riscv-tdep.h.
#define MATCH_REMW 0x200603b |
Definition at line 241 of file riscv-tdep.h.
#define MATCH_ROL 0x60001033 |
Definition at line 569 of file riscv-tdep.h.
#define MATCH_ROLW 0x6000103b |
Definition at line 589 of file riscv-tdep.h.
#define MATCH_ROR 0x60005033 |
Definition at line 571 of file riscv-tdep.h.
#define MATCH_RORI 0x60005013 |
Definition at line 573 of file riscv-tdep.h.
#define MATCH_RORIW 0x6000501b |
Definition at line 593 of file riscv-tdep.h.
#define MATCH_RORW 0x6000503b |
Definition at line 591 of file riscv-tdep.h.
#define MATCH_SB 0x23 |
Definition at line 203 of file riscv-tdep.h.
#define MATCH_SBREAK 0x100073 |
Definition at line 111 of file riscv-tdep.h.
#define MATCH_SC_D 0x1800302f |
Definition at line 287 of file riscv-tdep.h.
#define MATCH_SC_W 0x1800202f |
Definition at line 265 of file riscv-tdep.h.
#define MATCH_SCALL 0x73 |
Definition at line 109 of file riscv-tdep.h.
#define MATCH_SD 0x3023 |
Definition at line 209 of file riscv-tdep.h.
#define MATCH_SEXT_B 0x60401013 |
Definition at line 553 of file riscv-tdep.h.
#define MATCH_SEXT_H 0x60501013 |
Definition at line 555 of file riscv-tdep.h.
#define MATCH_SFENCE_INVAL_IR 0x18100073 |
Definition at line 2294 of file riscv-tdep.h.
#define MATCH_SFENCE_VM 0x10400073 |
Definition at line 303 of file riscv-tdep.h.
#define MATCH_SFENCE_VMA 0x12000073 |
Definition at line 305 of file riscv-tdep.h.
#define MATCH_SFENCE_W_INVAL 0x18000073 |
Definition at line 2292 of file riscv-tdep.h.
#define MATCH_SH 0x1023 |
Definition at line 205 of file riscv-tdep.h.
#define MATCH_SH1ADD 0x20002033 |
Definition at line 595 of file riscv-tdep.h.
#define MATCH_SH1ADD_UW 0x2000203b |
Definition at line 601 of file riscv-tdep.h.
#define MATCH_SH2ADD 0x20004033 |
Definition at line 597 of file riscv-tdep.h.
#define MATCH_SH2ADD_UW 0x2000403b |
Definition at line 603 of file riscv-tdep.h.
#define MATCH_SH3ADD 0x20006033 |
Definition at line 599 of file riscv-tdep.h.
#define MATCH_SH3ADD_UW 0x2000603b |
Definition at line 605 of file riscv-tdep.h.
#define MATCH_SHA256SIG0 0x10201013 |
Definition at line 771 of file riscv-tdep.h.
#define MATCH_SHA256SIG1 0x10301013 |
Definition at line 773 of file riscv-tdep.h.
#define MATCH_SHA256SUM0 0x10001013 |
Definition at line 767 of file riscv-tdep.h.
#define MATCH_SHA256SUM1 0x10101013 |
Definition at line 769 of file riscv-tdep.h.
#define MATCH_SHA512SIG0 0x10601013 |
Definition at line 803 of file riscv-tdep.h.
#define MATCH_SHA512SIG0H 0x5c000033 |
Definition at line 781 of file riscv-tdep.h.
#define MATCH_SHA512SIG0L 0x54000033 |
Definition at line 779 of file riscv-tdep.h.
#define MATCH_SHA512SIG1 0x10701013 |
Definition at line 805 of file riscv-tdep.h.
#define MATCH_SHA512SIG1H 0x5e000033 |
Definition at line 785 of file riscv-tdep.h.
#define MATCH_SHA512SIG1L 0x56000033 |
Definition at line 783 of file riscv-tdep.h.
#define MATCH_SHA512SUM0 0x10401013 |
Definition at line 799 of file riscv-tdep.h.
#define MATCH_SHA512SUM0R 0x50000033 |
Definition at line 775 of file riscv-tdep.h.
#define MATCH_SHA512SUM1 0x10501013 |
Definition at line 801 of file riscv-tdep.h.
#define MATCH_SHA512SUM1R 0x52000033 |
Definition at line 777 of file riscv-tdep.h.
#define MATCH_SHFLI 0x8001013 |
Definition at line 579 of file riscv-tdep.h.
#define MATCH_SINVAL_VMA 0x16000073 |
Definition at line 2290 of file riscv-tdep.h.
#define MATCH_SLL 0x1033 |
Definition at line 155 of file riscv-tdep.h.
#define MATCH_SLLI 0x1013 |
Definition at line 135 of file riscv-tdep.h.
#define MATCH_SLLI_RV32 0x1013 |
Definition at line 75 of file riscv-tdep.h.
#define MATCH_SLLI_UW 0x800101b |
Definition at line 609 of file riscv-tdep.h.
#define MATCH_SLLIW 0x101b |
Definition at line 173 of file riscv-tdep.h.
#define MATCH_SLLW 0x103b |
Definition at line 183 of file riscv-tdep.h.
#define MATCH_SLT 0x2033 |
Definition at line 157 of file riscv-tdep.h.
#define MATCH_SLTI 0x2013 |
Definition at line 137 of file riscv-tdep.h.
#define MATCH_SLTIU 0x3013 |
Definition at line 139 of file riscv-tdep.h.
#define MATCH_SLTU 0x3033 |
Definition at line 159 of file riscv-tdep.h.
#define MATCH_SM3P0 0x10801013 |
Definition at line 763 of file riscv-tdep.h.
#define MATCH_SM3P1 0x10901013 |
Definition at line 765 of file riscv-tdep.h.
#define MATCH_SM4ED 0x30000033 |
Definition at line 787 of file riscv-tdep.h.
#define MATCH_SM4KS 0x34000033 |
Definition at line 789 of file riscv-tdep.h.
#define MATCH_SRA 0x40005033 |
Definition at line 165 of file riscv-tdep.h.
#define MATCH_SRAI 0x40005013 |
Definition at line 145 of file riscv-tdep.h.
#define MATCH_SRAI_RV32 0x40005013 |
Definition at line 79 of file riscv-tdep.h.
#define MATCH_SRAIW 0x4000501b |
Definition at line 177 of file riscv-tdep.h.
#define MATCH_SRAW 0x4000503b |
Definition at line 187 of file riscv-tdep.h.
#define MATCH_SRET 0x10200073 |
Definition at line 295 of file riscv-tdep.h.
#define MATCH_SRL 0x5033 |
Definition at line 163 of file riscv-tdep.h.
#define MATCH_SRLI 0x5013 |
Definition at line 143 of file riscv-tdep.h.
#define MATCH_SRLI_RV32 0x5013 |
Definition at line 77 of file riscv-tdep.h.
#define MATCH_SRLIW 0x501b |
Definition at line 175 of file riscv-tdep.h.
#define MATCH_SRLW 0x503b |
Definition at line 185 of file riscv-tdep.h.
#define MATCH_SUB 0x40000033 |
Definition at line 153 of file riscv-tdep.h.
#define MATCH_SUBW 0x4000003b |
Definition at line 181 of file riscv-tdep.h.
#define MATCH_SW 0x2023 |
Definition at line 207 of file riscv-tdep.h.
#define MATCH_TH_ADDSL 0x0000100b |
Definition at line 2375 of file riscv-tdep.h.
#define MATCH_TH_DCACHE_CALL 0x0010000b |
Definition at line 2400 of file riscv-tdep.h.
#define MATCH_TH_DCACHE_CIALL 0x0030000b |
Definition at line 2402 of file riscv-tdep.h.
#define MATCH_TH_DCACHE_CIPA 0x02b0000b |
Definition at line 2408 of file riscv-tdep.h.
#define MATCH_TH_DCACHE_CISW 0x0230000b |
Definition at line 2420 of file riscv-tdep.h.
#define MATCH_TH_DCACHE_CIVA 0x0270000b |
Definition at line 2414 of file riscv-tdep.h.
#define MATCH_TH_DCACHE_CPA 0x0290000b |
Definition at line 2406 of file riscv-tdep.h.
#define MATCH_TH_DCACHE_CPAL1 0x0280000b |
Definition at line 2424 of file riscv-tdep.h.
#define MATCH_TH_DCACHE_CSW 0x0210000b |
Definition at line 2418 of file riscv-tdep.h.
#define MATCH_TH_DCACHE_CVA 0x0250000b |
Definition at line 2412 of file riscv-tdep.h.
#define MATCH_TH_DCACHE_CVAL1 0x0240000b |
Definition at line 2426 of file riscv-tdep.h.
#define MATCH_TH_DCACHE_IALL 0x0020000b |
Definition at line 2404 of file riscv-tdep.h.
#define MATCH_TH_DCACHE_IPA 0x02a0000b |
Definition at line 2410 of file riscv-tdep.h.
#define MATCH_TH_DCACHE_ISW 0x0220000b |
Definition at line 2422 of file riscv-tdep.h.
#define MATCH_TH_DCACHE_IVA 0x0260000b |
Definition at line 2416 of file riscv-tdep.h.
#define MATCH_TH_EXT 0x0000200b |
Definition at line 2382 of file riscv-tdep.h.
#define MATCH_TH_EXTU 0x0000300b |
Definition at line 2384 of file riscv-tdep.h.
#define MATCH_TH_FF0 0x8400100b |
Definition at line 2386 of file riscv-tdep.h.
#define MATCH_TH_FF1 0x8600100b |
Definition at line 2388 of file riscv-tdep.h.
#define MATCH_TH_FLRD 0x6000600b |
Definition at line 2448 of file riscv-tdep.h.
#define MATCH_TH_FLRW 0x4000600b |
Definition at line 2450 of file riscv-tdep.h.
#define MATCH_TH_FLURD 0x7000600b |
Definition at line 2452 of file riscv-tdep.h.
#define MATCH_TH_FLURW 0x5000600b |
Definition at line 2454 of file riscv-tdep.h.
#define MATCH_TH_FMV_HW_X 0x5000100b |
Definition at line 2465 of file riscv-tdep.h.
#define MATCH_TH_FMV_X_HW 0x6000100b |
Definition at line 2467 of file riscv-tdep.h.
#define MATCH_TH_FSRD 0x6000700b |
Definition at line 2456 of file riscv-tdep.h.
#define MATCH_TH_FSRW 0x4000700b |
Definition at line 2458 of file riscv-tdep.h.
#define MATCH_TH_FSURD 0x7000700b |
Definition at line 2460 of file riscv-tdep.h.
#define MATCH_TH_FSURW 0x5000700b |
Definition at line 2462 of file riscv-tdep.h.
#define MATCH_TH_ICACHE_IALL 0x0100000b |
Definition at line 2428 of file riscv-tdep.h.
#define MATCH_TH_ICACHE_IALLS 0x0110000b |
Definition at line 2430 of file riscv-tdep.h.
#define MATCH_TH_ICACHE_IPA 0x0380000b |
Definition at line 2432 of file riscv-tdep.h.
#define MATCH_TH_ICACHE_IVA 0x0300000b |
Definition at line 2434 of file riscv-tdep.h.
#define MATCH_TH_IPOP 0x0050000b |
Definition at line 2470 of file riscv-tdep.h.
#define MATCH_TH_IPUSH 0x0040000b |
Definition at line 2472 of file riscv-tdep.h.
#define MATCH_TH_L2CACHE_CALL 0x0150000b |
Definition at line 2436 of file riscv-tdep.h.
#define MATCH_TH_L2CACHE_CIALL 0x0170000b |
Definition at line 2438 of file riscv-tdep.h.
#define MATCH_TH_L2CACHE_IALL 0x0160000b |
Definition at line 2440 of file riscv-tdep.h.
#define MATCH_TH_LBIA 0x1800400b |
Definition at line 2519 of file riscv-tdep.h.
#define MATCH_TH_LBIB 0x0800400b |
Definition at line 2521 of file riscv-tdep.h.
#define MATCH_TH_LBUIA 0x9800400b |
Definition at line 2523 of file riscv-tdep.h.
#define MATCH_TH_LBUIB 0x8800400b |
Definition at line 2525 of file riscv-tdep.h.
#define MATCH_TH_LDD 0xf800400b |
Definition at line 2488 of file riscv-tdep.h.
#define MATCH_TH_LDIA 0x7800400b |
Definition at line 2499 of file riscv-tdep.h.
#define MATCH_TH_LDIB 0x6800400b |
Definition at line 2501 of file riscv-tdep.h.
#define MATCH_TH_LHIA 0x3800400b |
Definition at line 2511 of file riscv-tdep.h.
#define MATCH_TH_LHIB 0x2800400b |
Definition at line 2513 of file riscv-tdep.h.
#define MATCH_TH_LHUIA 0xb800400b |
Definition at line 2515 of file riscv-tdep.h.
#define MATCH_TH_LHUIB 0xa800400b |
Definition at line 2517 of file riscv-tdep.h.
#define MATCH_TH_LRB 0x0000400b |
Definition at line 2553 of file riscv-tdep.h.
#define MATCH_TH_LRBU 0x8000400b |
Definition at line 2555 of file riscv-tdep.h.
#define MATCH_TH_LRD 0x6000400b |
Definition at line 2543 of file riscv-tdep.h.
#define MATCH_TH_LRH 0x2000400b |
Definition at line 2549 of file riscv-tdep.h.
#define MATCH_TH_LRHU 0xa000400b |
Definition at line 2551 of file riscv-tdep.h.
#define MATCH_TH_LRW 0x4000400b |
Definition at line 2545 of file riscv-tdep.h.
#define MATCH_TH_LRWU 0xc000400b |
Definition at line 2547 of file riscv-tdep.h.
#define MATCH_TH_LURB 0x1000400b |
Definition at line 2575 of file riscv-tdep.h.
#define MATCH_TH_LURBU 0x9000400b |
Definition at line 2577 of file riscv-tdep.h.
#define MATCH_TH_LURD 0x7000400b |
Definition at line 2565 of file riscv-tdep.h.
#define MATCH_TH_LURH 0x3000400b |
Definition at line 2571 of file riscv-tdep.h.
#define MATCH_TH_LURHU 0xb000400b |
Definition at line 2573 of file riscv-tdep.h.
#define MATCH_TH_LURW 0x5000400b |
Definition at line 2567 of file riscv-tdep.h.
#define MATCH_TH_LURWU 0xd000400b |
Definition at line 2569 of file riscv-tdep.h.
#define MATCH_TH_LWD 0xe000400b |
Definition at line 2490 of file riscv-tdep.h.
#define MATCH_TH_LWIA 0x5800400b |
Definition at line 2503 of file riscv-tdep.h.
#define MATCH_TH_LWIB 0x4800400b |
Definition at line 2505 of file riscv-tdep.h.
#define MATCH_TH_LWUD 0xf000400b |
Definition at line 2492 of file riscv-tdep.h.
#define MATCH_TH_LWUIA 0xd800400b |
Definition at line 2507 of file riscv-tdep.h.
#define MATCH_TH_LWUIB 0xc800400b |
Definition at line 2509 of file riscv-tdep.h.
#define MATCH_TH_MULA 0x2000100b |
Definition at line 2475 of file riscv-tdep.h.
#define MATCH_TH_MULAH 0x2800100b |
Definition at line 2477 of file riscv-tdep.h.
#define MATCH_TH_MULAW 0x2400100b |
Definition at line 2479 of file riscv-tdep.h.
#define MATCH_TH_MULS 0x2200100b |
Definition at line 2481 of file riscv-tdep.h.
#define MATCH_TH_MULSH 0x2a00100b |
Definition at line 2483 of file riscv-tdep.h.
#define MATCH_TH_MULSW 0x2600100b |
Definition at line 2485 of file riscv-tdep.h.
#define MATCH_TH_MVEQZ 0x4000100b |
Definition at line 2443 of file riscv-tdep.h.
#define MATCH_TH_MVNEZ 0x4200100b |
Definition at line 2445 of file riscv-tdep.h.
#define MATCH_TH_REV 0x8200100b |
Definition at line 2390 of file riscv-tdep.h.
#define MATCH_TH_REVW 0x9000100b |
Definition at line 2392 of file riscv-tdep.h.
#define MATCH_TH_SBIA 0x1800500b |
Definition at line 2539 of file riscv-tdep.h.
#define MATCH_TH_SBIB 0x0800500b |
Definition at line 2541 of file riscv-tdep.h.
#define MATCH_TH_SDD 0xf800500b |
Definition at line 2494 of file riscv-tdep.h.
#define MATCH_TH_SDIA 0x7800500b |
Definition at line 2527 of file riscv-tdep.h.
#define MATCH_TH_SDIB 0x6800500b |
Definition at line 2529 of file riscv-tdep.h.
#define MATCH_TH_SFENCE_VMAS 0x0400000b |
Definition at line 2588 of file riscv-tdep.h.
#define MATCH_TH_SHIA 0x3800500b |
Definition at line 2535 of file riscv-tdep.h.
#define MATCH_TH_SHIB 0x2800500b |
Definition at line 2537 of file riscv-tdep.h.
#define MATCH_TH_SRB 0x0000500b |
Definition at line 2563 of file riscv-tdep.h.
#define MATCH_TH_SRD 0x6000500b |
Definition at line 2557 of file riscv-tdep.h.
#define MATCH_TH_SRH 0x2000500b |
Definition at line 2561 of file riscv-tdep.h.
#define MATCH_TH_SRRI 0x1000100b |
Definition at line 2378 of file riscv-tdep.h.
#define MATCH_TH_SRRIW 0x1400100b |
Definition at line 2380 of file riscv-tdep.h.
#define MATCH_TH_SRW 0x4000500b |
Definition at line 2559 of file riscv-tdep.h.
#define MATCH_TH_SURB 0x1000500b |
Definition at line 2585 of file riscv-tdep.h.
#define MATCH_TH_SURD 0x7000500b |
Definition at line 2579 of file riscv-tdep.h.
#define MATCH_TH_SURH 0x3000500b |
Definition at line 2583 of file riscv-tdep.h.
#define MATCH_TH_SURW 0x5000500b |
Definition at line 2581 of file riscv-tdep.h.
#define MATCH_TH_SWD 0xe000500b |
Definition at line 2496 of file riscv-tdep.h.
#define MATCH_TH_SWIA 0x5800500b |
Definition at line 2531 of file riscv-tdep.h.
#define MATCH_TH_SWIB 0x4800500b |
Definition at line 2533 of file riscv-tdep.h.
#define MATCH_TH_SYNC 0x0180000b |
Definition at line 2590 of file riscv-tdep.h.
#define MATCH_TH_SYNC_I 0x01a0000b |
Definition at line 2592 of file riscv-tdep.h.
#define MATCH_TH_SYNC_IS 0x01b0000b |
Definition at line 2594 of file riscv-tdep.h.
#define MATCH_TH_SYNC_S 0x0190000b |
Definition at line 2596 of file riscv-tdep.h.
#define MATCH_TH_TST 0x8800100b |
Definition at line 2397 of file riscv-tdep.h.
#define MATCH_TH_TSTNBZ 0x8000100b |
Definition at line 2394 of file riscv-tdep.h.
#define MATCH_UNSHFLI 0x8005013 |
Definition at line 581 of file riscv-tdep.h.
#define MATCH_URET 0x200073 |
Definition at line 293 of file riscv-tdep.h.
#define MATCH_VAADDUVV 0x20002057 |
Definition at line 1839 of file riscv-tdep.h.
#define MATCH_VAADDUVX 0x20006057 |
Definition at line 1841 of file riscv-tdep.h.
#define MATCH_VAADDVV 0x24002057 |
Definition at line 1843 of file riscv-tdep.h.
#define MATCH_VAADDVX 0x24006057 |
Definition at line 1845 of file riscv-tdep.h.
#define MATCH_VADCVIM 0x40003057 |
Definition at line 1585 of file riscv-tdep.h.
#define MATCH_VADCVVM 0x40000057 |
Definition at line 1581 of file riscv-tdep.h.
#define MATCH_VADCVXM 0x40004057 |
Definition at line 1583 of file riscv-tdep.h.
#define MATCH_VADDVI 0x00003057 |
Definition at line 1523 of file riscv-tdep.h.
#define MATCH_VADDVV 0x00000057 |
Definition at line 1519 of file riscv-tdep.h.
#define MATCH_VADDVX 0x00004057 |
Definition at line 1521 of file riscv-tdep.h.
#define MATCH_VAESDF_VS 0xa600a077 |
Definition at line 2223 of file riscv-tdep.h.
#define MATCH_VAESDF_VV 0xa200a077 |
Definition at line 2225 of file riscv-tdep.h.
#define MATCH_VAESDM_VS 0xa6002077 |
Definition at line 2227 of file riscv-tdep.h.
#define MATCH_VAESDM_VV 0xa2002077 |
Definition at line 2229 of file riscv-tdep.h.
#define MATCH_VAESEF_VS 0xa601a077 |
Definition at line 2231 of file riscv-tdep.h.
#define MATCH_VAESEF_VV 0xa201a077 |
Definition at line 2233 of file riscv-tdep.h.
#define MATCH_VAESEM_VS 0xa6012077 |
Definition at line 2235 of file riscv-tdep.h.
#define MATCH_VAESEM_VV 0xa2012077 |
Definition at line 2237 of file riscv-tdep.h.
#define MATCH_VAESKF1_VI 0x8a002077 |
Definition at line 2239 of file riscv-tdep.h.
#define MATCH_VAESKF2_VI 0xaa002077 |
Definition at line 2241 of file riscv-tdep.h.
#define MATCH_VAESZ_VS 0xa603a077 |
Definition at line 2243 of file riscv-tdep.h.
#define MATCH_VANDN_VV 0x4000057 |
Definition at line 2176 of file riscv-tdep.h.
#define MATCH_VANDN_VX 0x4004057 |
Definition at line 2178 of file riscv-tdep.h.
#define MATCH_VANDVI 0x24003057 |
Definition at line 1617 of file riscv-tdep.h.
#define MATCH_VANDVV 0x24000057 |
Definition at line 1613 of file riscv-tdep.h.
#define MATCH_VANDVX 0x24004057 |
Definition at line 1615 of file riscv-tdep.h.
#define MATCH_VASUBUVV 0x28002057 |
Definition at line 1847 of file riscv-tdep.h.
#define MATCH_VASUBUVX 0x28006057 |
Definition at line 1849 of file riscv-tdep.h.
#define MATCH_VASUBVV 0x2c002057 |
Definition at line 1851 of file riscv-tdep.h.
#define MATCH_VASUBVX 0x2c006057 |
Definition at line 1853 of file riscv-tdep.h.
#define MATCH_VBREV8_V 0x48042057 |
Definition at line 2180 of file riscv-tdep.h.
#define MATCH_VBREV_V 0x48052057 |
Definition at line 2182 of file riscv-tdep.h.
#define MATCH_VCLMUL_VV 0x30002057 |
Definition at line 2209 of file riscv-tdep.h.
#define MATCH_VCLMUL_VX 0x30006057 |
Definition at line 2211 of file riscv-tdep.h.
#define MATCH_VCLMULH_VV 0x34002057 |
Definition at line 2213 of file riscv-tdep.h.
#define MATCH_VCLMULH_VX 0x34006057 |
Definition at line 2215 of file riscv-tdep.h.
#define MATCH_VCLZ_V 0x48062057 |
Definition at line 2184 of file riscv-tdep.h.
#define MATCH_VCOMPRESSVM 0x5e002057 |
Definition at line 2159 of file riscv-tdep.h.
#define MATCH_VCPOP_V 0x48072057 |
Definition at line 2186 of file riscv-tdep.h.
#define MATCH_VCPOPM 0x40082057 |
Definition at line 2113 of file riscv-tdep.h.
#define MATCH_VCTZ_V 0x4806a057 |
Definition at line 2188 of file riscv-tdep.h.
#define MATCH_VDIVUVV 0x80002057 |
Definition at line 1795 of file riscv-tdep.h.
#define MATCH_VDIVUVX 0x80006057 |
Definition at line 1797 of file riscv-tdep.h.
#define MATCH_VDIVVV 0x84002057 |
Definition at line 1791 of file riscv-tdep.h.
#define MATCH_VDIVVX 0x84006057 |
Definition at line 1793 of file riscv-tdep.h.
#define MATCH_VDOTUVV 0xe0000057 |
Definition at line 2171 of file riscv-tdep.h.
#define MATCH_VDOTVV 0xe4000057 |
Definition at line 2169 of file riscv-tdep.h.
#define MATCH_VFADDVF 0x00005057 |
Definition at line 1885 of file riscv-tdep.h.
#define MATCH_VFADDVV 0x00001057 |
Definition at line 1883 of file riscv-tdep.h.
#define MATCH_VFCLASSV 0x4c081057 |
Definition at line 1977 of file riscv-tdep.h.
#define MATCH_VFCVTFXUV 0x48011057 |
Definition at line 2027 of file riscv-tdep.h.
#define MATCH_VFCVTFXV 0x48019057 |
Definition at line 2029 of file riscv-tdep.h.
#define MATCH_VFCVTRTZXFV 0x48039057 |
Definition at line 2033 of file riscv-tdep.h.
#define MATCH_VFCVTRTZXUFV 0x48031057 |
Definition at line 2031 of file riscv-tdep.h.
#define MATCH_VFCVTXFV 0x48009057 |
Definition at line 2025 of file riscv-tdep.h.
#define MATCH_VFCVTXUFV 0x48001057 |
Definition at line 2023 of file riscv-tdep.h.
#define MATCH_VFDIVVF 0x80005057 |
Definition at line 1915 of file riscv-tdep.h.
#define MATCH_VFDIVVV 0x80001057 |
Definition at line 1913 of file riscv-tdep.h.
#define MATCH_VFDOTVV 0xe4001057 |
Definition at line 2173 of file riscv-tdep.h.
#define MATCH_VFIRSTM 0x4008a057 |
Definition at line 2115 of file riscv-tdep.h.
#define MATCH_VFMACCVF 0xb0005057 |
Definition at line 1941 of file riscv-tdep.h.
#define MATCH_VFMACCVV 0xb0001057 |
Definition at line 1939 of file riscv-tdep.h.
#define MATCH_VFMADDVF 0xa0005057 |
Definition at line 1925 of file riscv-tdep.h.
#define MATCH_VFMADDVV 0xa0001057 |
Definition at line 1923 of file riscv-tdep.h.
#define MATCH_VFMAXVF 0x18005057 |
Definition at line 1985 of file riscv-tdep.h.
#define MATCH_VFMAXVV 0x18001057 |
Definition at line 1983 of file riscv-tdep.h.
#define MATCH_VFMERGEVFM 0x5c005057 |
Definition at line 2019 of file riscv-tdep.h.
#define MATCH_VFMINVF 0x10005057 |
Definition at line 1981 of file riscv-tdep.h.
#define MATCH_VFMINVV 0x10001057 |
Definition at line 1979 of file riscv-tdep.h.
#define MATCH_VFMSACVF 0xb8005057 |
Definition at line 1949 of file riscv-tdep.h.
#define MATCH_VFMSACVV 0xb8001057 |
Definition at line 1947 of file riscv-tdep.h.
#define MATCH_VFMSUBVF 0xa8005057 |
Definition at line 1933 of file riscv-tdep.h.
#define MATCH_VFMSUBVV 0xa8001057 |
Definition at line 1931 of file riscv-tdep.h.
#define MATCH_VFMULVF 0x90005057 |
Definition at line 1911 of file riscv-tdep.h.
#define MATCH_VFMULVV 0x90001057 |
Definition at line 1909 of file riscv-tdep.h.
#define MATCH_VFMVFS 0x42001057 |
Definition at line 2131 of file riscv-tdep.h.
#define MATCH_VFMVSF 0x42005057 |
Definition at line 2133 of file riscv-tdep.h.
#define MATCH_VFMVVF 0x5e005057 |
Definition at line 2021 of file riscv-tdep.h.
#define MATCH_VFNCVTFFW 0x480a1057 |
Definition at line 2057 of file riscv-tdep.h.
#define MATCH_VFNCVTFXUW 0x48091057 |
Definition at line 2053 of file riscv-tdep.h.
#define MATCH_VFNCVTFXW 0x48099057 |
Definition at line 2055 of file riscv-tdep.h.
#define MATCH_VFNCVTRODFFW 0x480a9057 |
Definition at line 2059 of file riscv-tdep.h.
#define MATCH_VFNCVTRTZXFW 0x480b9057 |
Definition at line 2063 of file riscv-tdep.h.
#define MATCH_VFNCVTRTZXUFW 0x480b1057 |
Definition at line 2061 of file riscv-tdep.h.
#define MATCH_VFNCVTXFW 0x48089057 |
Definition at line 2051 of file riscv-tdep.h.
#define MATCH_VFNCVTXUFW 0x48081057 |
Definition at line 2049 of file riscv-tdep.h.
#define MATCH_VFNMACCVF 0xb4005057 |
Definition at line 1945 of file riscv-tdep.h.
#define MATCH_VFNMACCVV 0xb4001057 |
Definition at line 1943 of file riscv-tdep.h.
#define MATCH_VFNMADDVF 0xa4005057 |
Definition at line 1929 of file riscv-tdep.h.
#define MATCH_VFNMADDVV 0xa4001057 |
Definition at line 1927 of file riscv-tdep.h.
#define MATCH_VFNMSACVF 0xbc005057 |
Definition at line 1953 of file riscv-tdep.h.
#define MATCH_VFNMSACVV 0xbc001057 |
Definition at line 1951 of file riscv-tdep.h.
#define MATCH_VFNMSUBVF 0xac005057 |
Definition at line 1937 of file riscv-tdep.h.
#define MATCH_VFNMSUBVV 0xac001057 |
Definition at line 1935 of file riscv-tdep.h.
#define MATCH_VFRDIVVF 0x84005057 |
Definition at line 1917 of file riscv-tdep.h.
#define MATCH_VFREC7V 0x4c029057 |
Definition at line 1975 of file riscv-tdep.h.
#define MATCH_VFREDMAXVS 0x1c001057 |
Definition at line 2089 of file riscv-tdep.h.
#define MATCH_VFREDMINVS 0x14001057 |
Definition at line 2091 of file riscv-tdep.h.
#define MATCH_VFREDOSUMVS 0x0c001057 |
Definition at line 2085 of file riscv-tdep.h.
#define MATCH_VFREDUSUMVS 0x04001057 |
Definition at line 2087 of file riscv-tdep.h.
#define MATCH_VFRSQRT7V 0x4c021057 |
Definition at line 1973 of file riscv-tdep.h.
#define MATCH_VFRSUBVF 0x9c005057 |
Definition at line 1891 of file riscv-tdep.h.
#define MATCH_VFSGNJNVF 0x24005057 |
Definition at line 1993 of file riscv-tdep.h.
#define MATCH_VFSGNJNVV 0x24001057 |
Definition at line 1991 of file riscv-tdep.h.
#define MATCH_VFSGNJVF 0x20005057 |
Definition at line 1989 of file riscv-tdep.h.
#define MATCH_VFSGNJVV 0x20001057 |
Definition at line 1987 of file riscv-tdep.h.
#define MATCH_VFSGNJXVF 0x28005057 |
Definition at line 1997 of file riscv-tdep.h.
#define MATCH_VFSGNJXVV 0x28001057 |
Definition at line 1995 of file riscv-tdep.h.
#define MATCH_VFSLIDE1DOWNVF 0x3c005057 |
Definition at line 2149 of file riscv-tdep.h.
#define MATCH_VFSLIDE1UPVF 0x38005057 |
Definition at line 2147 of file riscv-tdep.h.
#define MATCH_VFSQRTV 0x4c001057 |
Definition at line 1971 of file riscv-tdep.h.
#define MATCH_VFSUBVF 0x08005057 |
Definition at line 1889 of file riscv-tdep.h.
#define MATCH_VFSUBVV 0x08001057 |
Definition at line 1887 of file riscv-tdep.h.
#define MATCH_VFWADDVF 0xc0005057 |
Definition at line 1895 of file riscv-tdep.h.
#define MATCH_VFWADDVV 0xc0001057 |
Definition at line 1893 of file riscv-tdep.h.
#define MATCH_VFWADDWF 0xd0005057 |
Definition at line 1903 of file riscv-tdep.h.
#define MATCH_VFWADDWV 0xd0001057 |
Definition at line 1901 of file riscv-tdep.h.
#define MATCH_VFWCVTFFV 0x48061057 |
Definition at line 2043 of file riscv-tdep.h.
#define MATCH_VFWCVTFXUV 0x48051057 |
Definition at line 2039 of file riscv-tdep.h.
#define MATCH_VFWCVTFXV 0x48059057 |
Definition at line 2041 of file riscv-tdep.h.
#define MATCH_VFWCVTRTZXFV 0x48079057 |
Definition at line 2047 of file riscv-tdep.h.
#define MATCH_VFWCVTRTZXUFV 0x48071057 |
Definition at line 2045 of file riscv-tdep.h.
#define MATCH_VFWCVTXFV 0x48049057 |
Definition at line 2037 of file riscv-tdep.h.
#define MATCH_VFWCVTXUFV 0x48041057 |
Definition at line 2035 of file riscv-tdep.h.
#define MATCH_VFWMACCVF 0xf0005057 |
Definition at line 1957 of file riscv-tdep.h.
#define MATCH_VFWMACCVV 0xf0001057 |
Definition at line 1955 of file riscv-tdep.h.
#define MATCH_VFWMSACVF 0xf8005057 |
Definition at line 1965 of file riscv-tdep.h.
#define MATCH_VFWMSACVV 0xf8001057 |
Definition at line 1963 of file riscv-tdep.h.
#define MATCH_VFWMULVF 0xe0005057 |
Definition at line 1921 of file riscv-tdep.h.
#define MATCH_VFWMULVV 0xe0001057 |
Definition at line 1919 of file riscv-tdep.h.
#define MATCH_VFWNMACCVF 0xf4005057 |
Definition at line 1961 of file riscv-tdep.h.
#define MATCH_VFWNMACCVV 0xf4001057 |
Definition at line 1959 of file riscv-tdep.h.
#define MATCH_VFWNMSACVF 0xfc005057 |
Definition at line 1969 of file riscv-tdep.h.
#define MATCH_VFWNMSACVV 0xfc001057 |
Definition at line 1967 of file riscv-tdep.h.
#define MATCH_VFWREDOSUMVS 0xcc001057 |
Definition at line 2093 of file riscv-tdep.h.
#define MATCH_VFWREDUSUMVS 0xc4001057 |
Definition at line 2095 of file riscv-tdep.h.
#define MATCH_VFWSUBVF 0xc8005057 |
Definition at line 1899 of file riscv-tdep.h.
#define MATCH_VFWSUBVV 0xc8001057 |
Definition at line 1897 of file riscv-tdep.h.
#define MATCH_VFWSUBWF 0xd8005057 |
Definition at line 1907 of file riscv-tdep.h.
#define MATCH_VFWSUBWV 0xd8001057 |
Definition at line 1905 of file riscv-tdep.h.
#define MATCH_VGHSH_VV 0xb2002077 |
Definition at line 2218 of file riscv-tdep.h.
#define MATCH_VGMUL_VV 0xa208a077 |
Definition at line 2220 of file riscv-tdep.h.
#define MATCH_VIDV 0x5008a057 |
Definition at line 2125 of file riscv-tdep.h.
#define MATCH_VIOTAM 0x50082057 |
Definition at line 2123 of file riscv-tdep.h.
#define MATCH_VL1RE16V 0x02805007 |
Definition at line 1481 of file riscv-tdep.h.
#define MATCH_VL1RE32V 0x02806007 |
Definition at line 1483 of file riscv-tdep.h.
#define MATCH_VL1RE64V 0x02807007 |
Definition at line 1485 of file riscv-tdep.h.
#define MATCH_VL1RE8V 0x02800007 |
Definition at line 1479 of file riscv-tdep.h.
#define MATCH_VL2RE16V 0x22805007 |
Definition at line 1489 of file riscv-tdep.h.
#define MATCH_VL2RE32V 0x22806007 |
Definition at line 1491 of file riscv-tdep.h.
#define MATCH_VL2RE64V 0x22807007 |
Definition at line 1493 of file riscv-tdep.h.
#define MATCH_VL2RE8V 0x22800007 |
Definition at line 1487 of file riscv-tdep.h.
#define MATCH_VL4RE16V 0x62805007 |
Definition at line 1497 of file riscv-tdep.h.
#define MATCH_VL4RE32V 0x62806007 |
Definition at line 1499 of file riscv-tdep.h.
#define MATCH_VL4RE64V 0x62807007 |
Definition at line 1501 of file riscv-tdep.h.
#define MATCH_VL4RE8V 0x62800007 |
Definition at line 1495 of file riscv-tdep.h.
#define MATCH_VL8RE16V 0xe2805007 |
Definition at line 1505 of file riscv-tdep.h.
#define MATCH_VL8RE32V 0xe2806007 |
Definition at line 1507 of file riscv-tdep.h.
#define MATCH_VL8RE64V 0xe2807007 |
Definition at line 1509 of file riscv-tdep.h.
#define MATCH_VL8RE8V 0xe2800007 |
Definition at line 1503 of file riscv-tdep.h.
#define MATCH_VLE16FFV 0x01005007 |
Definition at line 969 of file riscv-tdep.h.
#define MATCH_VLE16V 0x00005007 |
Definition at line 905 of file riscv-tdep.h.
#define MATCH_VLE32FFV 0x01006007 |
Definition at line 971 of file riscv-tdep.h.
#define MATCH_VLE32V 0x00006007 |
Definition at line 907 of file riscv-tdep.h.
#define MATCH_VLE64FFV 0x01007007 |
Definition at line 973 of file riscv-tdep.h.
#define MATCH_VLE64V 0x00007007 |
Definition at line 909 of file riscv-tdep.h.
#define MATCH_VLE8FFV 0x01000007 |
Definition at line 967 of file riscv-tdep.h.
#define MATCH_VLE8V 0x00000007 |
Definition at line 903 of file riscv-tdep.h.
#define MATCH_VLMV 0x02b00007 |
Definition at line 899 of file riscv-tdep.h.
#define MATCH_VLOXEI16V 0x0c005007 |
Definition at line 937 of file riscv-tdep.h.
#define MATCH_VLOXEI32V 0x0c006007 |
Definition at line 939 of file riscv-tdep.h.
#define MATCH_VLOXEI64V 0x0c007007 |
Definition at line 941 of file riscv-tdep.h.
#define MATCH_VLOXEI8V 0x0c000007 |
Definition at line 935 of file riscv-tdep.h.
#define MATCH_VLOXSEG2EI16V 0x2c005007 |
Definition at line 1255 of file riscv-tdep.h.
#define MATCH_VLOXSEG2EI32V 0x2c006007 |
Definition at line 1311 of file riscv-tdep.h.
#define MATCH_VLOXSEG2EI64V 0x2c007007 |
Definition at line 1367 of file riscv-tdep.h.
#define MATCH_VLOXSEG2EI8V 0x2c000007 |
Definition at line 1199 of file riscv-tdep.h.
#define MATCH_VLOXSEG3EI16V 0x4c005007 |
Definition at line 1259 of file riscv-tdep.h.
#define MATCH_VLOXSEG3EI32V 0x4c006007 |
Definition at line 1315 of file riscv-tdep.h.
#define MATCH_VLOXSEG3EI64V 0x4c007007 |
Definition at line 1371 of file riscv-tdep.h.
#define MATCH_VLOXSEG3EI8V 0x4c000007 |
Definition at line 1203 of file riscv-tdep.h.
#define MATCH_VLOXSEG4EI16V 0x6c005007 |
Definition at line 1263 of file riscv-tdep.h.
#define MATCH_VLOXSEG4EI32V 0x6c006007 |
Definition at line 1319 of file riscv-tdep.h.
#define MATCH_VLOXSEG4EI64V 0x6c007007 |
Definition at line 1375 of file riscv-tdep.h.
#define MATCH_VLOXSEG4EI8V 0x6c000007 |
Definition at line 1207 of file riscv-tdep.h.
#define MATCH_VLOXSEG5EI16V 0x8c005007 |
Definition at line 1267 of file riscv-tdep.h.
#define MATCH_VLOXSEG5EI32V 0x8c006007 |
Definition at line 1323 of file riscv-tdep.h.
#define MATCH_VLOXSEG5EI64V 0x8c007007 |
Definition at line 1379 of file riscv-tdep.h.
#define MATCH_VLOXSEG5EI8V 0x8c000007 |
Definition at line 1211 of file riscv-tdep.h.
#define MATCH_VLOXSEG6EI16V 0xac005007 |
Definition at line 1271 of file riscv-tdep.h.
#define MATCH_VLOXSEG6EI32V 0xac006007 |
Definition at line 1327 of file riscv-tdep.h.
#define MATCH_VLOXSEG6EI64V 0xac007007 |
Definition at line 1383 of file riscv-tdep.h.
#define MATCH_VLOXSEG6EI8V 0xac000007 |
Definition at line 1215 of file riscv-tdep.h.
#define MATCH_VLOXSEG7EI16V 0xcc005007 |
Definition at line 1275 of file riscv-tdep.h.
#define MATCH_VLOXSEG7EI32V 0xcc006007 |
Definition at line 1331 of file riscv-tdep.h.
#define MATCH_VLOXSEG7EI64V 0xcc007007 |
Definition at line 1387 of file riscv-tdep.h.
#define MATCH_VLOXSEG7EI8V 0xcc000007 |
Definition at line 1219 of file riscv-tdep.h.
#define MATCH_VLOXSEG8EI16V 0xec005007 |
Definition at line 1279 of file riscv-tdep.h.
#define MATCH_VLOXSEG8EI32V 0xec006007 |
Definition at line 1335 of file riscv-tdep.h.
#define MATCH_VLOXSEG8EI64V 0xec007007 |
Definition at line 1391 of file riscv-tdep.h.
#define MATCH_VLOXSEG8EI8V 0xec000007 |
Definition at line 1223 of file riscv-tdep.h.
#define MATCH_VLSE16V 0x08005007 |
Definition at line 921 of file riscv-tdep.h.
#define MATCH_VLSE32V 0x08006007 |
Definition at line 923 of file riscv-tdep.h.
#define MATCH_VLSE64V 0x08007007 |
Definition at line 925 of file riscv-tdep.h.
#define MATCH_VLSE8V 0x08000007 |
Definition at line 919 of file riscv-tdep.h.
#define MATCH_VLSEG2E16FFV 0x21005007 |
Definition at line 1437 of file riscv-tdep.h.
#define MATCH_VLSEG2E16V 0x20005007 |
Definition at line 1003 of file riscv-tdep.h.
#define MATCH_VLSEG2E32FFV 0x21006007 |
Definition at line 1451 of file riscv-tdep.h.
#define MATCH_VLSEG2E32V 0x20006007 |
Definition at line 1031 of file riscv-tdep.h.
#define MATCH_VLSEG2E64FFV 0x21007007 |
Definition at line 1465 of file riscv-tdep.h.
#define MATCH_VLSEG2E64V 0x20007007 |
Definition at line 1059 of file riscv-tdep.h.
#define MATCH_VLSEG2E8FFV 0x21000007 |
Definition at line 1423 of file riscv-tdep.h.
#define MATCH_VLSEG2E8V 0x20000007 |
Definition at line 975 of file riscv-tdep.h.
#define MATCH_VLSEG3E16FFV 0x41005007 |
Definition at line 1439 of file riscv-tdep.h.
#define MATCH_VLSEG3E16V 0x40005007 |
Definition at line 1007 of file riscv-tdep.h.
#define MATCH_VLSEG3E32FFV 0x41006007 |
Definition at line 1453 of file riscv-tdep.h.
#define MATCH_VLSEG3E32V 0x40006007 |
Definition at line 1035 of file riscv-tdep.h.
#define MATCH_VLSEG3E64FFV 0x41007007 |
Definition at line 1467 of file riscv-tdep.h.
#define MATCH_VLSEG3E64V 0x40007007 |
Definition at line 1063 of file riscv-tdep.h.
#define MATCH_VLSEG3E8FFV 0x41000007 |
Definition at line 1425 of file riscv-tdep.h.
#define MATCH_VLSEG3E8V 0x40000007 |
Definition at line 979 of file riscv-tdep.h.
#define MATCH_VLSEG4E16FFV 0x61005007 |
Definition at line 1441 of file riscv-tdep.h.
#define MATCH_VLSEG4E16V 0x60005007 |
Definition at line 1011 of file riscv-tdep.h.
#define MATCH_VLSEG4E32FFV 0x61006007 |
Definition at line 1455 of file riscv-tdep.h.
#define MATCH_VLSEG4E32V 0x60006007 |
Definition at line 1039 of file riscv-tdep.h.
#define MATCH_VLSEG4E64FFV 0x61007007 |
Definition at line 1469 of file riscv-tdep.h.
#define MATCH_VLSEG4E64V 0x60007007 |
Definition at line 1067 of file riscv-tdep.h.
#define MATCH_VLSEG4E8FFV 0x61000007 |
Definition at line 1427 of file riscv-tdep.h.
#define MATCH_VLSEG4E8V 0x60000007 |
Definition at line 983 of file riscv-tdep.h.
#define MATCH_VLSEG5E16FFV 0x81005007 |
Definition at line 1443 of file riscv-tdep.h.
#define MATCH_VLSEG5E16V 0x80005007 |
Definition at line 1015 of file riscv-tdep.h.
#define MATCH_VLSEG5E32FFV 0x81006007 |
Definition at line 1457 of file riscv-tdep.h.
#define MATCH_VLSEG5E32V 0x80006007 |
Definition at line 1043 of file riscv-tdep.h.
#define MATCH_VLSEG5E64FFV 0x81007007 |
Definition at line 1471 of file riscv-tdep.h.
#define MATCH_VLSEG5E64V 0x80007007 |
Definition at line 1071 of file riscv-tdep.h.
#define MATCH_VLSEG5E8FFV 0x81000007 |
Definition at line 1429 of file riscv-tdep.h.
#define MATCH_VLSEG5E8V 0x80000007 |
Definition at line 987 of file riscv-tdep.h.
#define MATCH_VLSEG6E16FFV 0xa1005007 |
Definition at line 1445 of file riscv-tdep.h.
#define MATCH_VLSEG6E16V 0xa0005007 |
Definition at line 1019 of file riscv-tdep.h.
#define MATCH_VLSEG6E32FFV 0xa1006007 |
Definition at line 1459 of file riscv-tdep.h.
#define MATCH_VLSEG6E32V 0xa0006007 |
Definition at line 1047 of file riscv-tdep.h.
#define MATCH_VLSEG6E64FFV 0xa1007007 |
Definition at line 1473 of file riscv-tdep.h.
#define MATCH_VLSEG6E64V 0xa0007007 |
Definition at line 1075 of file riscv-tdep.h.
#define MATCH_VLSEG6E8FFV 0xa1000007 |
Definition at line 1431 of file riscv-tdep.h.
#define MATCH_VLSEG6E8V 0xa0000007 |
Definition at line 991 of file riscv-tdep.h.
#define MATCH_VLSEG7E16FFV 0xc1005007 |
Definition at line 1447 of file riscv-tdep.h.
#define MATCH_VLSEG7E16V 0xc0005007 |
Definition at line 1023 of file riscv-tdep.h.
#define MATCH_VLSEG7E32FFV 0xc1006007 |
Definition at line 1461 of file riscv-tdep.h.
#define MATCH_VLSEG7E32V 0xc0006007 |
Definition at line 1051 of file riscv-tdep.h.
#define MATCH_VLSEG7E64FFV 0xc1007007 |
Definition at line 1475 of file riscv-tdep.h.
#define MATCH_VLSEG7E64V 0xc0007007 |
Definition at line 1079 of file riscv-tdep.h.
#define MATCH_VLSEG7E8FFV 0xc1000007 |
Definition at line 1433 of file riscv-tdep.h.
#define MATCH_VLSEG7E8V 0xc0000007 |
Definition at line 995 of file riscv-tdep.h.
#define MATCH_VLSEG8E16FFV 0xe1005007 |
Definition at line 1449 of file riscv-tdep.h.
#define MATCH_VLSEG8E16V 0xe0005007 |
Definition at line 1027 of file riscv-tdep.h.
#define MATCH_VLSEG8E32FFV 0xe1006007 |
Definition at line 1463 of file riscv-tdep.h.
#define MATCH_VLSEG8E32V 0xe0006007 |
Definition at line 1055 of file riscv-tdep.h.
#define MATCH_VLSEG8E64FFV 0xe1007007 |
Definition at line 1477 of file riscv-tdep.h.
#define MATCH_VLSEG8E64V 0xe0007007 |
Definition at line 1083 of file riscv-tdep.h.
#define MATCH_VLSEG8E8FFV 0xe1000007 |
Definition at line 1435 of file riscv-tdep.h.
#define MATCH_VLSEG8E8V 0xe0000007 |
Definition at line 999 of file riscv-tdep.h.
#define MATCH_VLSSEG2E16V 0x28005007 |
Definition at line 1115 of file riscv-tdep.h.
#define MATCH_VLSSEG2E32V 0x28006007 |
Definition at line 1143 of file riscv-tdep.h.
#define MATCH_VLSSEG2E64V 0x28007007 |
Definition at line 1171 of file riscv-tdep.h.
#define MATCH_VLSSEG2E8V 0x28000007 |
Definition at line 1087 of file riscv-tdep.h.
#define MATCH_VLSSEG3E16V 0x48005007 |
Definition at line 1119 of file riscv-tdep.h.
#define MATCH_VLSSEG3E32V 0x48006007 |
Definition at line 1147 of file riscv-tdep.h.
#define MATCH_VLSSEG3E64V 0x48007007 |
Definition at line 1175 of file riscv-tdep.h.
#define MATCH_VLSSEG3E8V 0x48000007 |
Definition at line 1091 of file riscv-tdep.h.
#define MATCH_VLSSEG4E16V 0x68005007 |
Definition at line 1123 of file riscv-tdep.h.
#define MATCH_VLSSEG4E32V 0x68006007 |
Definition at line 1151 of file riscv-tdep.h.
#define MATCH_VLSSEG4E64V 0x68007007 |
Definition at line 1179 of file riscv-tdep.h.
#define MATCH_VLSSEG4E8V 0x68000007 |
Definition at line 1095 of file riscv-tdep.h.
#define MATCH_VLSSEG5E16V 0x88005007 |
Definition at line 1127 of file riscv-tdep.h.
#define MATCH_VLSSEG5E32V 0x88006007 |
Definition at line 1155 of file riscv-tdep.h.
#define MATCH_VLSSEG5E64V 0x88007007 |
Definition at line 1183 of file riscv-tdep.h.
#define MATCH_VLSSEG5E8V 0x88000007 |
Definition at line 1099 of file riscv-tdep.h.
#define MATCH_VLSSEG6E16V 0xa8005007 |
Definition at line 1131 of file riscv-tdep.h.
#define MATCH_VLSSEG6E32V 0xa8006007 |
Definition at line 1159 of file riscv-tdep.h.
#define MATCH_VLSSEG6E64V 0xa8007007 |
Definition at line 1187 of file riscv-tdep.h.
#define MATCH_VLSSEG6E8V 0xa8000007 |
Definition at line 1103 of file riscv-tdep.h.
#define MATCH_VLSSEG7E16V 0xc8005007 |
Definition at line 1135 of file riscv-tdep.h.
#define MATCH_VLSSEG7E32V 0xc8006007 |
Definition at line 1163 of file riscv-tdep.h.
#define MATCH_VLSSEG7E64V 0xc8007007 |
Definition at line 1191 of file riscv-tdep.h.
#define MATCH_VLSSEG7E8V 0xc8000007 |
Definition at line 1107 of file riscv-tdep.h.
#define MATCH_VLSSEG8E16V 0xe8005007 |
Definition at line 1139 of file riscv-tdep.h.
#define MATCH_VLSSEG8E32V 0xe8006007 |
Definition at line 1167 of file riscv-tdep.h.
#define MATCH_VLSSEG8E64V 0xe8007007 |
Definition at line 1195 of file riscv-tdep.h.
#define MATCH_VLSSEG8E8V 0xe8000007 |
Definition at line 1111 of file riscv-tdep.h.
#define MATCH_VLUXEI16V 0x04005007 |
Definition at line 953 of file riscv-tdep.h.
#define MATCH_VLUXEI32V 0x04006007 |
Definition at line 955 of file riscv-tdep.h.
#define MATCH_VLUXEI64V 0x04007007 |
Definition at line 957 of file riscv-tdep.h.
#define MATCH_VLUXEI8V 0x04000007 |
Definition at line 951 of file riscv-tdep.h.
#define MATCH_VLUXSEG2EI16V 0x24005007 |
Definition at line 1283 of file riscv-tdep.h.
#define MATCH_VLUXSEG2EI32V 0x24006007 |
Definition at line 1339 of file riscv-tdep.h.
#define MATCH_VLUXSEG2EI64V 0x24007007 |
Definition at line 1395 of file riscv-tdep.h.
#define MATCH_VLUXSEG2EI8V 0x24000007 |
Definition at line 1227 of file riscv-tdep.h.
#define MATCH_VLUXSEG3EI16V 0x44005007 |
Definition at line 1287 of file riscv-tdep.h.
#define MATCH_VLUXSEG3EI32V 0x44006007 |
Definition at line 1343 of file riscv-tdep.h.
#define MATCH_VLUXSEG3EI64V 0x44007007 |
Definition at line 1399 of file riscv-tdep.h.
#define MATCH_VLUXSEG3EI8V 0x44000007 |
Definition at line 1231 of file riscv-tdep.h.
#define MATCH_VLUXSEG4EI16V 0x64005007 |
Definition at line 1291 of file riscv-tdep.h.
#define MATCH_VLUXSEG4EI32V 0x64006007 |
Definition at line 1347 of file riscv-tdep.h.
#define MATCH_VLUXSEG4EI64V 0x64007007 |
Definition at line 1403 of file riscv-tdep.h.
#define MATCH_VLUXSEG4EI8V 0x64000007 |
Definition at line 1235 of file riscv-tdep.h.
#define MATCH_VLUXSEG5EI16V 0x84005007 |
Definition at line 1295 of file riscv-tdep.h.
#define MATCH_VLUXSEG5EI32V 0x84006007 |
Definition at line 1351 of file riscv-tdep.h.
#define MATCH_VLUXSEG5EI64V 0x84007007 |
Definition at line 1407 of file riscv-tdep.h.
#define MATCH_VLUXSEG5EI8V 0x84000007 |
Definition at line 1239 of file riscv-tdep.h.
#define MATCH_VLUXSEG6EI16V 0xa4005007 |
Definition at line 1299 of file riscv-tdep.h.
#define MATCH_VLUXSEG6EI32V 0xa4006007 |
Definition at line 1355 of file riscv-tdep.h.
#define MATCH_VLUXSEG6EI64V 0xa4007007 |
Definition at line 1411 of file riscv-tdep.h.
#define MATCH_VLUXSEG6EI8V 0xa4000007 |
Definition at line 1243 of file riscv-tdep.h.
#define MATCH_VLUXSEG7EI16V 0xc4005007 |
Definition at line 1303 of file riscv-tdep.h.
#define MATCH_VLUXSEG7EI32V 0xc4006007 |
Definition at line 1359 of file riscv-tdep.h.
#define MATCH_VLUXSEG7EI64V 0xc4007007 |
Definition at line 1415 of file riscv-tdep.h.
#define MATCH_VLUXSEG7EI8V 0xc4000007 |
Definition at line 1247 of file riscv-tdep.h.
#define MATCH_VLUXSEG8EI16V 0xe4005007 |
Definition at line 1307 of file riscv-tdep.h.
#define MATCH_VLUXSEG8EI32V 0xe4006007 |
Definition at line 1363 of file riscv-tdep.h.
#define MATCH_VLUXSEG8EI64V 0xe4007007 |
Definition at line 1419 of file riscv-tdep.h.
#define MATCH_VLUXSEG8EI8V 0xe4000007 |
Definition at line 1251 of file riscv-tdep.h.
#define MATCH_VMACCVV 0xb4002057 |
Definition at line 1747 of file riscv-tdep.h.
#define MATCH_VMACCVX 0xb4006057 |
Definition at line 1749 of file riscv-tdep.h.
#define MATCH_VMADCVI 0x46003057 |
Definition at line 1597 of file riscv-tdep.h.
#define MATCH_VMADCVIM 0x44003057 |
Definition at line 1591 of file riscv-tdep.h.
#define MATCH_VMADCVV 0x46000057 |
Definition at line 1593 of file riscv-tdep.h.
#define MATCH_VMADCVVM 0x44000057 |
Definition at line 1587 of file riscv-tdep.h.
#define MATCH_VMADCVX 0x46004057 |
Definition at line 1595 of file riscv-tdep.h.
#define MATCH_VMADCVXM 0x44004057 |
Definition at line 1589 of file riscv-tdep.h.
#define MATCH_VMADDVV 0xa4002057 |
Definition at line 1755 of file riscv-tdep.h.
#define MATCH_VMADDVX 0xa4006057 |
Definition at line 1757 of file riscv-tdep.h.
#define MATCH_VMANDMM 0x66002057 |
Definition at line 2097 of file riscv-tdep.h.
#define MATCH_VMANDNMM 0x62002057 |
Definition at line 2101 of file riscv-tdep.h.
#define MATCH_VMAXUVV 0x18000057 |
Definition at line 1715 of file riscv-tdep.h.
#define MATCH_VMAXUVX 0x18004057 |
Definition at line 1717 of file riscv-tdep.h.
#define MATCH_VMAXVV 0x1c000057 |
Definition at line 1707 of file riscv-tdep.h.
#define MATCH_VMAXVX 0x1c004057 |
Definition at line 1709 of file riscv-tdep.h.
#define MATCH_VMERGEVIM 0x5c003057 |
Definition at line 1811 of file riscv-tdep.h.
#define MATCH_VMERGEVVM 0x5c000057 |
Definition at line 1807 of file riscv-tdep.h.
#define MATCH_VMERGEVXM 0x5c004057 |
Definition at line 1809 of file riscv-tdep.h.
#define MATCH_VMFEQVF 0x60005057 |
Definition at line 2001 of file riscv-tdep.h.
#define MATCH_VMFEQVV 0x60001057 |
Definition at line 1999 of file riscv-tdep.h.
#define MATCH_VMFGEVF 0x7c005057 |
Definition at line 2017 of file riscv-tdep.h.
#define MATCH_VMFGTVF 0x74005057 |
Definition at line 2015 of file riscv-tdep.h.
#define MATCH_VMFLEVF 0x64005057 |
Definition at line 2013 of file riscv-tdep.h.
#define MATCH_VMFLEVV 0x64001057 |
Definition at line 2011 of file riscv-tdep.h.
#define MATCH_VMFLTVF 0x6c005057 |
Definition at line 2009 of file riscv-tdep.h.
#define MATCH_VMFLTVV 0x6c001057 |
Definition at line 2007 of file riscv-tdep.h.
#define MATCH_VMFNEVF 0x70005057 |
Definition at line 2005 of file riscv-tdep.h.
#define MATCH_VMFNEVV 0x70001057 |
Definition at line 2003 of file riscv-tdep.h.
#define MATCH_VMINUVV 0x10000057 |
Definition at line 1711 of file riscv-tdep.h.
#define MATCH_VMINUVX 0x10004057 |
Definition at line 1713 of file riscv-tdep.h.
#define MATCH_VMINVV 0x14000057 |
Definition at line 1703 of file riscv-tdep.h.
#define MATCH_VMINVX 0x14004057 |
Definition at line 1705 of file riscv-tdep.h.
#define MATCH_VMNANDMM 0x76002057 |
Definition at line 2099 of file riscv-tdep.h.
#define MATCH_VMNORMM 0x7a002057 |
Definition at line 2107 of file riscv-tdep.h.
#define MATCH_VMORMM 0x6a002057 |
Definition at line 2105 of file riscv-tdep.h.
#define MATCH_VMORNMM 0x72002057 |
Definition at line 2109 of file riscv-tdep.h.
#define MATCH_VMSBCVV 0x4e000057 |
Definition at line 1607 of file riscv-tdep.h.
#define MATCH_VMSBCVVM 0x4c000057 |
Definition at line 1603 of file riscv-tdep.h.
#define MATCH_VMSBCVX 0x4e004057 |
Definition at line 1609 of file riscv-tdep.h.
#define MATCH_VMSBCVXM 0x4c004057 |
Definition at line 1605 of file riscv-tdep.h.
#define MATCH_VMSBFM 0x5000a057 |
Definition at line 2117 of file riscv-tdep.h.
#define MATCH_VMSEQVI 0x60003057 |
Definition at line 1667 of file riscv-tdep.h.
#define MATCH_VMSEQVV 0x60000057 |
Definition at line 1663 of file riscv-tdep.h.
#define MATCH_VMSEQVX 0x60004057 |
Definition at line 1665 of file riscv-tdep.h.
#define MATCH_VMSGTUVI 0x78003057 |
Definition at line 1701 of file riscv-tdep.h.
#define MATCH_VMSGTUVX 0x78004057 |
Definition at line 1699 of file riscv-tdep.h.
#define MATCH_VMSGTVI 0x7c003057 |
Definition at line 1697 of file riscv-tdep.h.
#define MATCH_VMSGTVX 0x7c004057 |
Definition at line 1695 of file riscv-tdep.h.
#define MATCH_VMSIFM 0x5001a057 |
Definition at line 2119 of file riscv-tdep.h.
#define MATCH_VMSLEUVI 0x70003057 |
Definition at line 1693 of file riscv-tdep.h.
#define MATCH_VMSLEUVV 0x70000057 |
Definition at line 1689 of file riscv-tdep.h.
#define MATCH_VMSLEUVX 0x70004057 |
Definition at line 1691 of file riscv-tdep.h.
#define MATCH_VMSLEVI 0x74003057 |
Definition at line 1687 of file riscv-tdep.h.
#define MATCH_VMSLEVV 0x74000057 |
Definition at line 1683 of file riscv-tdep.h.
#define MATCH_VMSLEVX 0x74004057 |
Definition at line 1685 of file riscv-tdep.h.
#define MATCH_VMSLTUVV 0x68000057 |
Definition at line 1679 of file riscv-tdep.h.
#define MATCH_VMSLTUVX 0x68004057 |
Definition at line 1681 of file riscv-tdep.h.
#define MATCH_VMSLTVV 0x6c000057 |
Definition at line 1675 of file riscv-tdep.h.
#define MATCH_VMSLTVX 0x6c004057 |
Definition at line 1677 of file riscv-tdep.h.
#define MATCH_VMSNEVI 0x64003057 |
Definition at line 1673 of file riscv-tdep.h.
#define MATCH_VMSNEVV 0x64000057 |
Definition at line 1669 of file riscv-tdep.h.
#define MATCH_VMSNEVX 0x64004057 |
Definition at line 1671 of file riscv-tdep.h.
#define MATCH_VMSOFM 0x50012057 |
Definition at line 2121 of file riscv-tdep.h.
#define MATCH_VMULHSUVV 0x98002057 |
Definition at line 1731 of file riscv-tdep.h.
#define MATCH_VMULHSUVX 0x98006057 |
Definition at line 1733 of file riscv-tdep.h.
#define MATCH_VMULHUVV 0x90002057 |
Definition at line 1727 of file riscv-tdep.h.
#define MATCH_VMULHUVX 0x90006057 |
Definition at line 1729 of file riscv-tdep.h.
#define MATCH_VMULHVV 0x9c002057 |
Definition at line 1723 of file riscv-tdep.h.
#define MATCH_VMULHVX 0x9c006057 |
Definition at line 1725 of file riscv-tdep.h.
#define MATCH_VMULVV 0x94002057 |
Definition at line 1719 of file riscv-tdep.h.
#define MATCH_VMULVX 0x94006057 |
Definition at line 1721 of file riscv-tdep.h.
#define MATCH_VMV1RV 0x9e003057 |
Definition at line 2161 of file riscv-tdep.h.
#define MATCH_VMV2RV 0x9e00b057 |
Definition at line 2163 of file riscv-tdep.h.
#define MATCH_VMV4RV 0x9e01b057 |
Definition at line 2165 of file riscv-tdep.h.
#define MATCH_VMV8RV 0x9e03b057 |
Definition at line 2167 of file riscv-tdep.h.
#define MATCH_VMVSX 0x42006057 |
Definition at line 2129 of file riscv-tdep.h.
#define MATCH_VMVVI 0x5e003057 |
Definition at line 1817 of file riscv-tdep.h.
#define MATCH_VMVVV 0x5e000057 |
Definition at line 1813 of file riscv-tdep.h.
#define MATCH_VMVVX 0x5e004057 |
Definition at line 1815 of file riscv-tdep.h.
#define MATCH_VMVXS 0x42002057 |
Definition at line 2127 of file riscv-tdep.h.
#define MATCH_VMXNORMM 0x7e002057 |
Definition at line 2111 of file riscv-tdep.h.
#define MATCH_VMXORMM 0x6e002057 |
Definition at line 2103 of file riscv-tdep.h.
#define MATCH_VNCLIPUWI 0xb8003057 |
Definition at line 1875 of file riscv-tdep.h.
#define MATCH_VNCLIPUWV 0xb8000057 |
Definition at line 1871 of file riscv-tdep.h.
#define MATCH_VNCLIPUWX 0xb8004057 |
Definition at line 1873 of file riscv-tdep.h.
#define MATCH_VNCLIPWI 0xbc003057 |
Definition at line 1881 of file riscv-tdep.h.
#define MATCH_VNCLIPWV 0xbc000057 |
Definition at line 1877 of file riscv-tdep.h.
#define MATCH_VNCLIPWX 0xbc004057 |
Definition at line 1879 of file riscv-tdep.h.
#define MATCH_VNCVTXXW 0xb0004057 |
Definition at line 1649 of file riscv-tdep.h.
#define MATCH_VNMSACVV 0xbc002057 |
Definition at line 1751 of file riscv-tdep.h.
#define MATCH_VNMSACVX 0xbc006057 |
Definition at line 1753 of file riscv-tdep.h.
#define MATCH_VNMSUBVV 0xac002057 |
Definition at line 1759 of file riscv-tdep.h.
#define MATCH_VNMSUBVX 0xac006057 |
Definition at line 1761 of file riscv-tdep.h.
#define MATCH_VNOTV 0x2c0fb057 |
Definition at line 1611 of file riscv-tdep.h.
#define MATCH_VNSRAWI 0xb4003057 |
Definition at line 1661 of file riscv-tdep.h.
#define MATCH_VNSRAWV 0xb4000057 |
Definition at line 1657 of file riscv-tdep.h.
#define MATCH_VNSRAWX 0xb4004057 |
Definition at line 1659 of file riscv-tdep.h.
#define MATCH_VNSRLWI 0xb0003057 |
Definition at line 1655 of file riscv-tdep.h.
#define MATCH_VNSRLWV 0xb0000057 |
Definition at line 1651 of file riscv-tdep.h.
#define MATCH_VNSRLWX 0xb0004057 |
Definition at line 1653 of file riscv-tdep.h.
#define MATCH_VORVI 0x28003057 |
Definition at line 1623 of file riscv-tdep.h.
#define MATCH_VORVV 0x28000057 |
Definition at line 1619 of file riscv-tdep.h.
#define MATCH_VORVX 0x28004057 |
Definition at line 1621 of file riscv-tdep.h.
#define MATCH_VQMACCSUVV 0xfc000057 |
Definition at line 1785 of file riscv-tdep.h.
#define MATCH_VQMACCSUVX 0xfc004057 |
Definition at line 1787 of file riscv-tdep.h.
#define MATCH_VQMACCUSVX 0xf8004057 |
Definition at line 1789 of file riscv-tdep.h.
#define MATCH_VQMACCUVV 0xf0000057 |
Definition at line 1777 of file riscv-tdep.h.
#define MATCH_VQMACCUVX 0xf0004057 |
Definition at line 1779 of file riscv-tdep.h.
#define MATCH_VQMACCVV 0xf4000057 |
Definition at line 1781 of file riscv-tdep.h.
#define MATCH_VQMACCVX 0xf4004057 |
Definition at line 1783 of file riscv-tdep.h.
#define MATCH_VREDANDVS 0x04002057 |
Definition at line 2075 of file riscv-tdep.h.
#define MATCH_VREDMAXUVS 0x18002057 |
Definition at line 2069 of file riscv-tdep.h.
#define MATCH_VREDMAXVS 0x1c002057 |
Definition at line 2067 of file riscv-tdep.h.
#define MATCH_VREDMINUVS 0x10002057 |
Definition at line 2073 of file riscv-tdep.h.
#define MATCH_VREDMINVS 0x14002057 |
Definition at line 2071 of file riscv-tdep.h.
#define MATCH_VREDORVS 0x08002057 |
Definition at line 2077 of file riscv-tdep.h.
#define MATCH_VREDSUMVS 0x00002057 |
Definition at line 2065 of file riscv-tdep.h.
#define MATCH_VREDXORVS 0x0c002057 |
Definition at line 2079 of file riscv-tdep.h.
#define MATCH_VREMUVV 0x88002057 |
Definition at line 1803 of file riscv-tdep.h.
#define MATCH_VREMUVX 0x88006057 |
Definition at line 1805 of file riscv-tdep.h.
#define MATCH_VREMVV 0x8c002057 |
Definition at line 1799 of file riscv-tdep.h.
#define MATCH_VREMVX 0x8c006057 |
Definition at line 1801 of file riscv-tdep.h.
#define MATCH_VREV8_V 0x4804a057 |
Definition at line 2190 of file riscv-tdep.h.
#define MATCH_VRGATHEREI16VV 0x38000057 |
Definition at line 2157 of file riscv-tdep.h.
#define MATCH_VRGATHERVI 0x30003057 |
Definition at line 2155 of file riscv-tdep.h.
#define MATCH_VRGATHERVV 0x30000057 |
Definition at line 2151 of file riscv-tdep.h.
#define MATCH_VRGATHERVX 0x30004057 |
Definition at line 2153 of file riscv-tdep.h.
#define MATCH_VROL_VV 0x54000057 |
Definition at line 2192 of file riscv-tdep.h.
#define MATCH_VROL_VX 0x54004057 |
Definition at line 2194 of file riscv-tdep.h.
#define MATCH_VROR_VI 0x50003057 |
Definition at line 2196 of file riscv-tdep.h.
#define MATCH_VROR_VV 0x50000057 |
Definition at line 2198 of file riscv-tdep.h.
#define MATCH_VROR_VX 0x50004057 |
Definition at line 2200 of file riscv-tdep.h.
#define MATCH_VRSUBVI 0x0c003057 |
Definition at line 1531 of file riscv-tdep.h.
#define MATCH_VRSUBVX 0x0c004057 |
Definition at line 1529 of file riscv-tdep.h.
#define MATCH_VS1RV 0x02800027 |
Definition at line 1511 of file riscv-tdep.h.
#define MATCH_VS2RV 0x22800027 |
Definition at line 1513 of file riscv-tdep.h.
#define MATCH_VS4RV 0x62800027 |
Definition at line 1515 of file riscv-tdep.h.
#define MATCH_VS8RV 0xe2800027 |
Definition at line 1517 of file riscv-tdep.h.
#define MATCH_VSADDUVI 0x80003057 |
Definition at line 1823 of file riscv-tdep.h.
#define MATCH_VSADDUVV 0x80000057 |
Definition at line 1819 of file riscv-tdep.h.
#define MATCH_VSADDUVX 0x80004057 |
Definition at line 1821 of file riscv-tdep.h.
#define MATCH_VSADDVI 0x84003057 |
Definition at line 1829 of file riscv-tdep.h.
#define MATCH_VSADDVV 0x84000057 |
Definition at line 1825 of file riscv-tdep.h.
#define MATCH_VSADDVX 0x84004057 |
Definition at line 1827 of file riscv-tdep.h.
#define MATCH_VSBCVVM 0x48000057 |
Definition at line 1599 of file riscv-tdep.h.
#define MATCH_VSBCVXM 0x48004057 |
Definition at line 1601 of file riscv-tdep.h.
#define MATCH_VSE16V 0x00005027 |
Definition at line 913 of file riscv-tdep.h.
#define MATCH_VSE32V 0x00006027 |
Definition at line 915 of file riscv-tdep.h.
#define MATCH_VSE64V 0x00007027 |
Definition at line 917 of file riscv-tdep.h.
#define MATCH_VSE8V 0x00000027 |
Definition at line 911 of file riscv-tdep.h.
#define MATCH_VSETIVLI 0xc0007057 |
Definition at line 895 of file riscv-tdep.h.
#define MATCH_VSETVL 0x80007057 |
Definition at line 893 of file riscv-tdep.h.
#define MATCH_VSETVLI 0x00007057 |
Definition at line 897 of file riscv-tdep.h.
#define MATCH_VSEXT_VF2 0x4803a057 |
Definition at line 1579 of file riscv-tdep.h.
#define MATCH_VSEXT_VF4 0x4802a057 |
Definition at line 1575 of file riscv-tdep.h.
#define MATCH_VSEXT_VF8 0x4801a057 |
Definition at line 1571 of file riscv-tdep.h.
#define MATCH_VSHA2CH_VV 0xba002077 |
Definition at line 2246 of file riscv-tdep.h.
#define MATCH_VSHA2CL_VV 0xbe002077 |
Definition at line 2248 of file riscv-tdep.h.
#define MATCH_VSHA2MS_VV 0xb6002077 |
Definition at line 2250 of file riscv-tdep.h.
#define MATCH_VSLIDE1DOWNVX 0x3c006057 |
Definition at line 2145 of file riscv-tdep.h.
#define MATCH_VSLIDE1UPVX 0x38006057 |
Definition at line 2143 of file riscv-tdep.h.
#define MATCH_VSLIDEDOWNVI 0x3c003057 |
Definition at line 2141 of file riscv-tdep.h.
#define MATCH_VSLIDEDOWNVX 0x3c004057 |
Definition at line 2139 of file riscv-tdep.h.
#define MATCH_VSLIDEUPVI 0x38003057 |
Definition at line 2137 of file riscv-tdep.h.
#define MATCH_VSLIDEUPVX 0x38004057 |
Definition at line 2135 of file riscv-tdep.h.
#define MATCH_VSLLVI 0x94003057 |
Definition at line 1635 of file riscv-tdep.h.
#define MATCH_VSLLVV 0x94000057 |
Definition at line 1631 of file riscv-tdep.h.
#define MATCH_VSLLVX 0x94004057 |
Definition at line 1633 of file riscv-tdep.h.
#define MATCH_VSM3C_VI 0xae002077 |
Definition at line 2260 of file riscv-tdep.h.
#define MATCH_VSM3ME_VV 0x82002077 |
Definition at line 2262 of file riscv-tdep.h.
#define MATCH_VSM4K_VI 0x86002077 |
Definition at line 2253 of file riscv-tdep.h.
#define MATCH_VSM4R_VS 0xa6082077 |
Definition at line 2255 of file riscv-tdep.h.
#define MATCH_VSM4R_VV 0xa2082077 |
Definition at line 2257 of file riscv-tdep.h.
#define MATCH_VSMULVV 0x9c000057 |
Definition at line 1855 of file riscv-tdep.h.
#define MATCH_VSMULVX 0x9c004057 |
Definition at line 1857 of file riscv-tdep.h.
#define MATCH_VSMV 0x02b00027 |
Definition at line 901 of file riscv-tdep.h.
#define MATCH_VSOXEI16V 0x0c005027 |
Definition at line 945 of file riscv-tdep.h.
#define MATCH_VSOXEI32V 0x0c006027 |
Definition at line 947 of file riscv-tdep.h.
#define MATCH_VSOXEI64V 0x0c007027 |
Definition at line 949 of file riscv-tdep.h.
#define MATCH_VSOXEI8V 0x0c000027 |
Definition at line 943 of file riscv-tdep.h.
#define MATCH_VSOXSEG2EI16V 0x2c005027 |
Definition at line 1257 of file riscv-tdep.h.
#define MATCH_VSOXSEG2EI32V 0x2c006027 |
Definition at line 1313 of file riscv-tdep.h.
#define MATCH_VSOXSEG2EI64V 0x2c007027 |
Definition at line 1369 of file riscv-tdep.h.
#define MATCH_VSOXSEG2EI8V 0x2c000027 |
Definition at line 1201 of file riscv-tdep.h.
#define MATCH_VSOXSEG3EI16V 0x4c005027 |
Definition at line 1261 of file riscv-tdep.h.
#define MATCH_VSOXSEG3EI32V 0x4c006027 |
Definition at line 1317 of file riscv-tdep.h.
#define MATCH_VSOXSEG3EI64V 0x4c007027 |
Definition at line 1373 of file riscv-tdep.h.
#define MATCH_VSOXSEG3EI8V 0x4c000027 |
Definition at line 1205 of file riscv-tdep.h.
#define MATCH_VSOXSEG4EI16V 0x6c005027 |
Definition at line 1265 of file riscv-tdep.h.
#define MATCH_VSOXSEG4EI32V 0x6c006027 |
Definition at line 1321 of file riscv-tdep.h.
#define MATCH_VSOXSEG4EI64V 0x6c007027 |
Definition at line 1377 of file riscv-tdep.h.
#define MATCH_VSOXSEG4EI8V 0x6c000027 |
Definition at line 1209 of file riscv-tdep.h.
#define MATCH_VSOXSEG5EI16V 0x8c005027 |
Definition at line 1269 of file riscv-tdep.h.
#define MATCH_VSOXSEG5EI32V 0x8c006027 |
Definition at line 1325 of file riscv-tdep.h.
#define MATCH_VSOXSEG5EI64V 0x8c007027 |
Definition at line 1381 of file riscv-tdep.h.
#define MATCH_VSOXSEG5EI8V 0x8c000027 |
Definition at line 1213 of file riscv-tdep.h.
#define MATCH_VSOXSEG6EI16V 0xac005027 |
Definition at line 1273 of file riscv-tdep.h.
#define MATCH_VSOXSEG6EI32V 0xac006027 |
Definition at line 1329 of file riscv-tdep.h.
#define MATCH_VSOXSEG6EI64V 0xac007027 |
Definition at line 1385 of file riscv-tdep.h.
#define MATCH_VSOXSEG6EI8V 0xac000027 |
Definition at line 1217 of file riscv-tdep.h.
#define MATCH_VSOXSEG7EI16V 0xcc005027 |
Definition at line 1277 of file riscv-tdep.h.
#define MATCH_VSOXSEG7EI32V 0xcc006027 |
Definition at line 1333 of file riscv-tdep.h.
#define MATCH_VSOXSEG7EI64V 0xcc007027 |
Definition at line 1389 of file riscv-tdep.h.
#define MATCH_VSOXSEG7EI8V 0xcc000027 |
Definition at line 1221 of file riscv-tdep.h.
#define MATCH_VSOXSEG8EI16V 0xec005027 |
Definition at line 1281 of file riscv-tdep.h.
#define MATCH_VSOXSEG8EI32V 0xec006027 |
Definition at line 1337 of file riscv-tdep.h.
#define MATCH_VSOXSEG8EI64V 0xec007027 |
Definition at line 1393 of file riscv-tdep.h.
#define MATCH_VSOXSEG8EI8V 0xec000027 |
Definition at line 1225 of file riscv-tdep.h.
#define MATCH_VSRAVI 0xa4003057 |
Definition at line 1647 of file riscv-tdep.h.
#define MATCH_VSRAVV 0xa4000057 |
Definition at line 1643 of file riscv-tdep.h.
#define MATCH_VSRAVX 0xa4004057 |
Definition at line 1645 of file riscv-tdep.h.
#define MATCH_VSRLVI 0xa0003057 |
Definition at line 1641 of file riscv-tdep.h.
#define MATCH_VSRLVV 0xa0000057 |
Definition at line 1637 of file riscv-tdep.h.
#define MATCH_VSRLVX 0xa0004057 |
Definition at line 1639 of file riscv-tdep.h.
#define MATCH_VSSE16V 0x08005027 |
Definition at line 929 of file riscv-tdep.h.
#define MATCH_VSSE32V 0x08006027 |
Definition at line 931 of file riscv-tdep.h.
#define MATCH_VSSE64V 0x08007027 |
Definition at line 933 of file riscv-tdep.h.
#define MATCH_VSSE8V 0x08000027 |
Definition at line 927 of file riscv-tdep.h.
#define MATCH_VSSEG2E16V 0x20005027 |
Definition at line 1005 of file riscv-tdep.h.
#define MATCH_VSSEG2E32V 0x20006027 |
Definition at line 1033 of file riscv-tdep.h.
#define MATCH_VSSEG2E64V 0x20007027 |
Definition at line 1061 of file riscv-tdep.h.
#define MATCH_VSSEG2E8V 0x20000027 |
Definition at line 977 of file riscv-tdep.h.
#define MATCH_VSSEG3E16V 0x40005027 |
Definition at line 1009 of file riscv-tdep.h.
#define MATCH_VSSEG3E32V 0x40006027 |
Definition at line 1037 of file riscv-tdep.h.
#define MATCH_VSSEG3E64V 0x40007027 |
Definition at line 1065 of file riscv-tdep.h.
#define MATCH_VSSEG3E8V 0x40000027 |
Definition at line 981 of file riscv-tdep.h.
#define MATCH_VSSEG4E16V 0x60005027 |
Definition at line 1013 of file riscv-tdep.h.
#define MATCH_VSSEG4E32V 0x60006027 |
Definition at line 1041 of file riscv-tdep.h.
#define MATCH_VSSEG4E64V 0x60007027 |
Definition at line 1069 of file riscv-tdep.h.
#define MATCH_VSSEG4E8V 0x60000027 |
Definition at line 985 of file riscv-tdep.h.
#define MATCH_VSSEG5E16V 0x80005027 |
Definition at line 1017 of file riscv-tdep.h.
#define MATCH_VSSEG5E32V 0x80006027 |
Definition at line 1045 of file riscv-tdep.h.
#define MATCH_VSSEG5E64V 0x80007027 |
Definition at line 1073 of file riscv-tdep.h.
#define MATCH_VSSEG5E8V 0x80000027 |
Definition at line 989 of file riscv-tdep.h.
#define MATCH_VSSEG6E16V 0xa0005027 |
Definition at line 1021 of file riscv-tdep.h.
#define MATCH_VSSEG6E32V 0xa0006027 |
Definition at line 1049 of file riscv-tdep.h.
#define MATCH_VSSEG6E64V 0xa0007027 |
Definition at line 1077 of file riscv-tdep.h.
#define MATCH_VSSEG6E8V 0xa0000027 |
Definition at line 993 of file riscv-tdep.h.
#define MATCH_VSSEG7E16V 0xc0005027 |
Definition at line 1025 of file riscv-tdep.h.
#define MATCH_VSSEG7E32V 0xc0006027 |
Definition at line 1053 of file riscv-tdep.h.
#define MATCH_VSSEG7E64V 0xc0007027 |
Definition at line 1081 of file riscv-tdep.h.
#define MATCH_VSSEG7E8V 0xc0000027 |
Definition at line 997 of file riscv-tdep.h.
#define MATCH_VSSEG8E16V 0xe0005027 |
Definition at line 1029 of file riscv-tdep.h.
#define MATCH_VSSEG8E32V 0xe0006027 |
Definition at line 1057 of file riscv-tdep.h.
#define MATCH_VSSEG8E64V 0xe0007027 |
Definition at line 1085 of file riscv-tdep.h.
#define MATCH_VSSEG8E8V 0xe0000027 |
Definition at line 1001 of file riscv-tdep.h.
#define MATCH_VSSRAVI 0xac003057 |
Definition at line 1869 of file riscv-tdep.h.
#define MATCH_VSSRAVV 0xac000057 |
Definition at line 1865 of file riscv-tdep.h.
#define MATCH_VSSRAVX 0xac004057 |
Definition at line 1867 of file riscv-tdep.h.
#define MATCH_VSSRLVI 0xa8003057 |
Definition at line 1863 of file riscv-tdep.h.
#define MATCH_VSSRLVV 0xa8000057 |
Definition at line 1859 of file riscv-tdep.h.
#define MATCH_VSSRLVX 0xa8004057 |
Definition at line 1861 of file riscv-tdep.h.
#define MATCH_VSSSEG2E16V 0x28005027 |
Definition at line 1117 of file riscv-tdep.h.
#define MATCH_VSSSEG2E32V 0x28006027 |
Definition at line 1145 of file riscv-tdep.h.
#define MATCH_VSSSEG2E64V 0x28007027 |
Definition at line 1173 of file riscv-tdep.h.
#define MATCH_VSSSEG2E8V 0x28000027 |
Definition at line 1089 of file riscv-tdep.h.
#define MATCH_VSSSEG3E16V 0x48005027 |
Definition at line 1121 of file riscv-tdep.h.
#define MATCH_VSSSEG3E32V 0x48006027 |
Definition at line 1149 of file riscv-tdep.h.
#define MATCH_VSSSEG3E64V 0x48007027 |
Definition at line 1177 of file riscv-tdep.h.
#define MATCH_VSSSEG3E8V 0x48000027 |
Definition at line 1093 of file riscv-tdep.h.
#define MATCH_VSSSEG4E16V 0x68005027 |
Definition at line 1125 of file riscv-tdep.h.
#define MATCH_VSSSEG4E32V 0x68006027 |
Definition at line 1153 of file riscv-tdep.h.
#define MATCH_VSSSEG4E64V 0x68007027 |
Definition at line 1181 of file riscv-tdep.h.
#define MATCH_VSSSEG4E8V 0x68000027 |
Definition at line 1097 of file riscv-tdep.h.
#define MATCH_VSSSEG5E16V 0x88005027 |
Definition at line 1129 of file riscv-tdep.h.
#define MATCH_VSSSEG5E32V 0x88006027 |
Definition at line 1157 of file riscv-tdep.h.
#define MATCH_VSSSEG5E64V 0x88007027 |
Definition at line 1185 of file riscv-tdep.h.
#define MATCH_VSSSEG5E8V 0x88000027 |
Definition at line 1101 of file riscv-tdep.h.
#define MATCH_VSSSEG6E16V 0xa8005027 |
Definition at line 1133 of file riscv-tdep.h.
#define MATCH_VSSSEG6E32V 0xa8006027 |
Definition at line 1161 of file riscv-tdep.h.
#define MATCH_VSSSEG6E64V 0xa8007027 |
Definition at line 1189 of file riscv-tdep.h.
#define MATCH_VSSSEG6E8V 0xa8000027 |
Definition at line 1105 of file riscv-tdep.h.
#define MATCH_VSSSEG7E16V 0xc8005027 |
Definition at line 1137 of file riscv-tdep.h.
#define MATCH_VSSSEG7E32V 0xc8006027 |
Definition at line 1165 of file riscv-tdep.h.
#define MATCH_VSSSEG7E64V 0xc8007027 |
Definition at line 1193 of file riscv-tdep.h.
#define MATCH_VSSSEG7E8V 0xc8000027 |
Definition at line 1109 of file riscv-tdep.h.
#define MATCH_VSSSEG8E16V 0xe8005027 |
Definition at line 1141 of file riscv-tdep.h.
#define MATCH_VSSSEG8E32V 0xe8006027 |
Definition at line 1169 of file riscv-tdep.h.
#define MATCH_VSSSEG8E64V 0xe8007027 |
Definition at line 1197 of file riscv-tdep.h.
#define MATCH_VSSSEG8E8V 0xe8000027 |
Definition at line 1113 of file riscv-tdep.h.
#define MATCH_VSSUBUVV 0x88000057 |
Definition at line 1831 of file riscv-tdep.h.
#define MATCH_VSSUBUVX 0x88004057 |
Definition at line 1833 of file riscv-tdep.h.
#define MATCH_VSSUBVV 0x8c000057 |
Definition at line 1835 of file riscv-tdep.h.
#define MATCH_VSSUBVX 0x8c004057 |
Definition at line 1837 of file riscv-tdep.h.
#define MATCH_VSUBVV 0x08000057 |
Definition at line 1525 of file riscv-tdep.h.
#define MATCH_VSUBVX 0x08004057 |
Definition at line 1527 of file riscv-tdep.h.
#define MATCH_VSUXEI16V 0x04005027 |
Definition at line 961 of file riscv-tdep.h.
#define MATCH_VSUXEI32V 0x04006027 |
Definition at line 963 of file riscv-tdep.h.
#define MATCH_VSUXEI64V 0x04007027 |
Definition at line 965 of file riscv-tdep.h.
#define MATCH_VSUXEI8V 0x04000027 |
Definition at line 959 of file riscv-tdep.h.
#define MATCH_VSUXSEG2EI16V 0x24005027 |
Definition at line 1285 of file riscv-tdep.h.
#define MATCH_VSUXSEG2EI32V 0x24006027 |
Definition at line 1341 of file riscv-tdep.h.
#define MATCH_VSUXSEG2EI64V 0x24007027 |
Definition at line 1397 of file riscv-tdep.h.
#define MATCH_VSUXSEG2EI8V 0x24000027 |
Definition at line 1229 of file riscv-tdep.h.
#define MATCH_VSUXSEG3EI16V 0x44005027 |
Definition at line 1289 of file riscv-tdep.h.
#define MATCH_VSUXSEG3EI32V 0x44006027 |
Definition at line 1345 of file riscv-tdep.h.
#define MATCH_VSUXSEG3EI64V 0x44007027 |
Definition at line 1401 of file riscv-tdep.h.
#define MATCH_VSUXSEG3EI8V 0x44000027 |
Definition at line 1233 of file riscv-tdep.h.
#define MATCH_VSUXSEG4EI16V 0x64005027 |
Definition at line 1293 of file riscv-tdep.h.
#define MATCH_VSUXSEG4EI32V 0x64006027 |
Definition at line 1349 of file riscv-tdep.h.
#define MATCH_VSUXSEG4EI64V 0x64007027 |
Definition at line 1405 of file riscv-tdep.h.
#define MATCH_VSUXSEG4EI8V 0x64000027 |
Definition at line 1237 of file riscv-tdep.h.
#define MATCH_VSUXSEG5EI16V 0x84005027 |
Definition at line 1297 of file riscv-tdep.h.
#define MATCH_VSUXSEG5EI32V 0x84006027 |
Definition at line 1353 of file riscv-tdep.h.
#define MATCH_VSUXSEG5EI64V 0x84007027 |
Definition at line 1409 of file riscv-tdep.h.
#define MATCH_VSUXSEG5EI8V 0x84000027 |
Definition at line 1241 of file riscv-tdep.h.
#define MATCH_VSUXSEG6EI16V 0xa4005027 |
Definition at line 1301 of file riscv-tdep.h.
#define MATCH_VSUXSEG6EI32V 0xa4006027 |
Definition at line 1357 of file riscv-tdep.h.
#define MATCH_VSUXSEG6EI64V 0xa4007027 |
Definition at line 1413 of file riscv-tdep.h.
#define MATCH_VSUXSEG6EI8V 0xa4000027 |
Definition at line 1245 of file riscv-tdep.h.
#define MATCH_VSUXSEG7EI16V 0xc4005027 |
Definition at line 1305 of file riscv-tdep.h.
#define MATCH_VSUXSEG7EI32V 0xc4006027 |
Definition at line 1361 of file riscv-tdep.h.
#define MATCH_VSUXSEG7EI64V 0xc4007027 |
Definition at line 1417 of file riscv-tdep.h.
#define MATCH_VSUXSEG7EI8V 0xc4000027 |
Definition at line 1249 of file riscv-tdep.h.
#define MATCH_VSUXSEG8EI16V 0xe4005027 |
Definition at line 1309 of file riscv-tdep.h.
#define MATCH_VSUXSEG8EI32V 0xe4006027 |
Definition at line 1365 of file riscv-tdep.h.
#define MATCH_VSUXSEG8EI64V 0xe4007027 |
Definition at line 1421 of file riscv-tdep.h.
#define MATCH_VSUXSEG8EI8V 0xe4000027 |
Definition at line 1253 of file riscv-tdep.h.
#define MATCH_VT_MASKC 0x607b |
Definition at line 2599 of file riscv-tdep.h.
#define MATCH_VT_MASKCN 0x707b |
Definition at line 2601 of file riscv-tdep.h.
#define MATCH_VWADDUVV 0xc0002057 |
Definition at line 1553 of file riscv-tdep.h.
#define MATCH_VWADDUVX 0xc0006057 |
Definition at line 1555 of file riscv-tdep.h.
#define MATCH_VWADDUWV 0xd0002057 |
Definition at line 1561 of file riscv-tdep.h.
#define MATCH_VWADDUWX 0xd0006057 |
Definition at line 1563 of file riscv-tdep.h.
#define MATCH_VWADDVV 0xc4002057 |
Definition at line 1537 of file riscv-tdep.h.
#define MATCH_VWADDVX 0xc4006057 |
Definition at line 1539 of file riscv-tdep.h.
#define MATCH_VWADDWV 0xd4002057 |
Definition at line 1545 of file riscv-tdep.h.
#define MATCH_VWADDWX 0xd4006057 |
Definition at line 1547 of file riscv-tdep.h.
#define MATCH_VWCVTUXXV 0xc0006057 |
Definition at line 1535 of file riscv-tdep.h.
#define MATCH_VWCVTXXV 0xc4006057 |
Definition at line 1533 of file riscv-tdep.h.
#define MATCH_VWMACCSUVV 0xfc002057 |
Definition at line 1771 of file riscv-tdep.h.
#define MATCH_VWMACCSUVX 0xfc006057 |
Definition at line 1773 of file riscv-tdep.h.
#define MATCH_VWMACCUSVX 0xf8006057 |
Definition at line 1775 of file riscv-tdep.h.
#define MATCH_VWMACCUVV 0xf0002057 |
Definition at line 1763 of file riscv-tdep.h.
#define MATCH_VWMACCUVX 0xf0006057 |
Definition at line 1765 of file riscv-tdep.h.
#define MATCH_VWMACCVV 0xf4002057 |
Definition at line 1767 of file riscv-tdep.h.
#define MATCH_VWMACCVX 0xf4006057 |
Definition at line 1769 of file riscv-tdep.h.
#define MATCH_VWMULSUVV 0xe8002057 |
Definition at line 1743 of file riscv-tdep.h.
#define MATCH_VWMULSUVX 0xe8006057 |
Definition at line 1745 of file riscv-tdep.h.
#define MATCH_VWMULUVV 0xe0002057 |
Definition at line 1739 of file riscv-tdep.h.
#define MATCH_VWMULUVX 0xe0006057 |
Definition at line 1741 of file riscv-tdep.h.
#define MATCH_VWMULVV 0xec002057 |
Definition at line 1735 of file riscv-tdep.h.
#define MATCH_VWMULVX 0xec006057 |
Definition at line 1737 of file riscv-tdep.h.
#define MATCH_VWREDSUMUVS 0xc0000057 |
Definition at line 2081 of file riscv-tdep.h.
#define MATCH_VWREDSUMVS 0xc4000057 |
Definition at line 2083 of file riscv-tdep.h.
#define MATCH_VWSLL_VI 0xd4003057 |
Definition at line 2202 of file riscv-tdep.h.
#define MATCH_VWSLL_VV 0xd4000057 |
Definition at line 2204 of file riscv-tdep.h.
#define MATCH_VWSLL_VX 0xd4004057 |
Definition at line 2206 of file riscv-tdep.h.
#define MATCH_VWSUBUVV 0xc8002057 |
Definition at line 1557 of file riscv-tdep.h.
#define MATCH_VWSUBUVX 0xc8006057 |
Definition at line 1559 of file riscv-tdep.h.
#define MATCH_VWSUBUWV 0xd8002057 |
Definition at line 1565 of file riscv-tdep.h.
#define MATCH_VWSUBUWX 0xd8006057 |
Definition at line 1567 of file riscv-tdep.h.
#define MATCH_VWSUBVV 0xcc002057 |
Definition at line 1541 of file riscv-tdep.h.
#define MATCH_VWSUBVX 0xcc006057 |
Definition at line 1543 of file riscv-tdep.h.
#define MATCH_VWSUBWV 0xdc002057 |
Definition at line 1549 of file riscv-tdep.h.
#define MATCH_VWSUBWX 0xdc006057 |
Definition at line 1551 of file riscv-tdep.h.
#define MATCH_VXORVI 0x2c003057 |
Definition at line 1629 of file riscv-tdep.h.
#define MATCH_VXORVV 0x2c000057 |
Definition at line 1625 of file riscv-tdep.h.
#define MATCH_VXORVX 0x2c004057 |
Definition at line 1627 of file riscv-tdep.h.
#define MATCH_VZEXT_VF2 0x48032057 |
Definition at line 1577 of file riscv-tdep.h.
#define MATCH_VZEXT_VF4 0x48022057 |
Definition at line 1573 of file riscv-tdep.h.
#define MATCH_VZEXT_VF8 0x48012057 |
Definition at line 1569 of file riscv-tdep.h.
#define MATCH_WFI 0x10500073 |
Definition at line 307 of file riscv-tdep.h.
#define MATCH_WRS_NTO 0x00d00073 |
Definition at line 2370 of file riscv-tdep.h.
#define MATCH_WRS_STO 0x01d00073 |
Definition at line 2372 of file riscv-tdep.h.
#define MATCH_XNOR 0x40004033 |
Definition at line 567 of file riscv-tdep.h.
#define MATCH_XOR 0x4033 |
Definition at line 161 of file riscv-tdep.h.
#define MATCH_XORI 0x4013 |
Definition at line 141 of file riscv-tdep.h.
#define MATCH_XPERM4 0x28002033 |
Definition at line 617 of file riscv-tdep.h.
#define MATCH_XPERM8 0x28004033 |
Definition at line 619 of file riscv-tdep.h.
#define RISCV_ENCODING_H |
Definition at line 73 of file riscv-tdep.h.
anonymous enum |
Definition at line 28 of file riscv-tdep.h.
anonymous enum |
Enumerator | |
---|---|
RISCV_DWARF_REGNUM_X0 | |
RISCV_DWARF_REGNUM_X31 | |
RISCV_DWARF_REGNUM_F0 | |
RISCV_DWARF_REGNUM_F31 | |
RISCV_DWARF_REGNUM_V0 | |
RISCV_DWARF_REGNUM_V31 | |
RISCV_DWARF_FIRST_CSR | |
RISCV_DWARF_LAST_CSR |
Definition at line 66 of file riscv-tdep.h.
|
extern |
Definition at line 801 of file riscv-tdep.c.
References riscv_gdbarch_tdep::abi_features, riscv_gdbarch_features::embedded, and gdbarch_tdep().
Referenced by riscv_call_info::riscv_call_info().
|
extern |
Definition at line 792 of file riscv-tdep.c.
References riscv_gdbarch_tdep::abi_features, riscv_gdbarch_features::flen, and gdbarch_tdep().
Referenced by riscv_call_info::riscv_call_info(), and riscv_gcc_target_options().
|
extern |
Definition at line 774 of file riscv-tdep.c.
References riscv_gdbarch_tdep::abi_features, gdbarch_tdep(), and riscv_gdbarch_features::xlen.
Referenced by riscv_call_info::riscv_call_info(), and riscv_gcc_target_options().
|
extern |
Definition at line 783 of file riscv-tdep.c.
References riscv_gdbarch_features::flen, gdbarch_tdep(), and riscv_gdbarch_tdep::isa_features.
Referenced by riscv_gcc_target_options(), riscv_has_fp_regs(), riscv_iterate_over_regset_sections(), riscv_linux_iterate_over_regset_sections(), riscv_linux_sigframe_init(), and riscv_register_type().
|
extern |
Definition at line 765 of file riscv-tdep.c.
References gdbarch_tdep(), riscv_gdbarch_tdep::isa_features, and riscv_gdbarch_features::xlen.
Referenced by riscv_insn::decode(), riscv_fbsd_init_abi(), riscv_fbsd_iterate_over_regset_sections(), riscv_fbsd_sigframe_init(), riscv_gcc_target_options(), riscv_gdbarch_init(), riscv_iterate_over_regset_sections(), riscv_linux_init_abi(), riscv_linux_iterate_over_regset_sections(), riscv_linux_sigframe_init(), riscv_ravenscar_ops::riscv_ravenscar_ops(), and riscv_register_type().
|
extern |
Definition at line 4459 of file riscv-tdep.c.
References regcache_read_pc(), riscv_next_pc(), and riscv_next_pc_atomic_sequence().
Referenced by riscv_fbsd_init_abi(), and riscv_linux_init_abi().
|
extern |
Definition at line 4484 of file riscv-tdep.c.
References reg_buffer::arch(), riscv_gdbarch_tdep::fflags_regnum, riscv_gdbarch_tdep::frm_regnum, gdbarch_num_regs(), gdbarch_tdep(), reg_buffer::get_register_status(), readable_regcache::raw_read(), reg_buffer::raw_supply_integer(), reg_buffer::raw_supply_zeroed(), regnum, RISCV_ZERO_REGNUM, and regcache::supply_regset().
|
extern |
Definition at line 129 of file riscv-tdep.c.
Referenced by riscv_iterate_over_regset_sections().